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Abstract
Many multilevel topologies have been proposed to overcome the power switches limita-
tions. The purpose of this thesis is to study a multilevel configuration that couples two
three-phase three-levels converters and three single-phase three-levels converters with the
possibility to use different power sources guaranteeing a reliable operation and an high
efficiency. The general control problem, interleaving benefits, balancing issues and mag-
netic component sizing have been studied and a solution has been proposed. The control
strategy uses four classical PI (proportional integral) regulators considering the capa-
citor voltage controlled by external regulators. Interleaving has been applied obtaining
in a certain optimal power condition an apparent switching frequency four times higher
than the real one. A three-phase RLC circuit and a modified switching pattern are used
for the three-phase and single-phase capacitors balancing. The structure stability have
been proven with a stochastic simulation and the efficiency is estimated. Finally the
non-conventional magnetic components have been studied and an example of design is
reported.
Varie topologie multilivello sono state proposte per superare le limitazioni imposte
dagli interruttori di potenza. Lo scopo di questa tesi è quello di studiare una configura-
zione che utilizza due unità a tre livelli trifase e tre unità a tre livelli monofase con la
possibilità di sfruttare sorgenti diversificate garantendo un’operazione affidabile ed effi-
ciente. Il problema generale del controllo, i benefici dovuti all’interleaving, i problemi di
bilanciamento e il dimensionamento dei componenti magnetici sono stati studiati ed una
soluzione è stata proposta. La strategia di controllo utilizza quattro classici regolatori
PI (proporzionale integrale) considerando che la tensione dei condensatori sia controllata
esternamente. L’interleaving è stato applicato ottenendo in una certa condizione di po-
tenza generata una frequenza di commtazione apparente quattro volta maggiore di quella
reale. Un ramo RLC trifase e un switching-pattern modificato sono utilizzati per il bilan-
ciamento dei condensatori trifase e monofase. La stabilità della struttura è stata provata
tramite simulazioni stocastiche e una stima dell’efficienza è stata riportata. Infine gli
elementi magnetici non convenzionali sono stati studiati ed un esempio di progettazione
è stato riportato.
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Chapter 1
Introduction
Nowadays power electronics is diffused in many applications, covering a wide power
range. Electronic converters are commercialized in standard and customized products
as compressors, extruders, pumps, fans, grinding mills, rolling mills, conveyors, crushers,
blast furnace blowers, gas turbine starters, mixers, mine hoists, reactive power com-
pensation, marine propulsion, high-voltage direct-current (HVDC) transmission, hydro-
pumped storage, wind energy conversion, and railway traction, to name a few [1].
The multiple degrees of freedom in the control of the electrical parameters allows an
electronic converter to optimally regulate voltages and currents that flow through a load,
controlling at the same time active and reactive power fluxes and also other parameters
depending on the application.
In renewable applications like solar and wind power plans the static converters are essen-
tial: in the former case the inverter allows the maximum power point tracking (MPPT)
and obviously the conversion DC/AC, in the latter case grid-connected converters are
widely used as essential power electronics devices, especially in wind power generation
systems with variable speed constant frequency generators. With the PWM (pulse width
modulation) strategies the grid power factor in the grid side can be controlled providing
sinusoidal currents with low total harmonic distortion (THD) and bidirectional power
transfer.
As regards the wind power situation, today the most popular large variable-speed wind
turbines are rated around 1.5− 3 MW . Neverthless larger wind turbines of 10 MW are
under development in order to reduce the wind power generations costs[3].
In the wind offshore case and in many other applications an high power converter is
required, but the semiconductor technology has limited capability. The maximum cur-
rent and voltage values tolerated by the most common commercial switches are shown
in figure 1.1. The solution to increase the overall power produced by the static converter
is to connect many converters together. Various connection schemes have been proposed
in literature such:
• series and multilevel topologies;
• parallel topologies;
9
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Figure 1.1: Switches limit performance [2].
• hybrid topologies.
The series topologies connect in series many converters generating multiple voltage levels
with controllable amplitude, frequency and phase. In this way the voltage of each cell
can be kept low while the total converter can reach high voltage levels.
In the parallel topologies two or more converters are paralleled increasing the total cur-
rent produced by the inverter keeping the voltage value constant.
In the hybrid topologies both series and parallel connections are used in order to combine
the advantages.
To obtain a comparison between the topologies many parameters have to be evaluated:
THD, redundancy and fault tolerance, reliability, costs, weight and volume of the con-
verter, dynamical behaviour, output power, output voltage, switching frequency.
Since in high power application (P > 5 MW ) the electrical inductors and transformers
are designed for high currents and voltages, it becomes really important to minimize the
filtering inductances and when it is possible, to remove the transformers. These goals
have to be reached not only because of the costs of the electrical machines, but also
because in applications like offshore wind power plants the reduction of the total weight
of the structure is desirable.
The challenge is to find the optimal solution that addresses all these requirements. In this
thesis the solution proposed in literature by Laka et al. is deeply studied to understand
his potentiality and his limits.
The hypothesis on the grid parameters are discussed and a study case is chosen. All the
parameters of the magnetic elements are discussed and estimated in order to understand
if the studied case is feasible first, then when the economical and technical feasibility are
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proven the effective detailed design is studied and the previous estimations are verified.
Regarding the research and methodology description, the main database that have been
used to support the work is IEEE Xplore together with many doctoral thesis and on-line
books provided by the NTNU: Norges teknisk-naturvitenskapelige universitet institution.
In chapter 2 the literature review analysis is reported with a brief explanation of the
converter parallel concept, the most diffused multilevel topologies on the market and the
modulation techniques.
Chapter 3 presents the studied topology focusing on the most important aspects and
possibilities that this configuration offers in comparison to the conventional ones.
In chapter 4 the resistances and inductances associated to each component are estimated
keeping a certain safety margin for the resistances.
An optimization algorithm is reported in chapter 5: through this process the reference
values of deliverable power for all the DC sources is calculated considering all the tech-
nical and topological constraints and the optimal three-dimensional matrix of values is
stored in look up tables.
In chapter 6 the general control structure is designed and simulated; two additional blocks
to avoid high in-rush currents and to limit dynamically the direct and quadrature current
are designed and discussed.
In chapter 7 the interleaving benefits are proven with a comparison between the with-
interleaving simulations and without-interleaving simulations.
In chapter 8 the source models are discussed and the converter waveforms are studied; the
first hypothesis of constant voltage sources generators is removed and the DC capacitors
are designed. The capacitor balancing problem are studied and then different solutions
are implemented in single-phase and three-phase converters and the circuit reliability is
proven through initially unbalanced simulations. The converter then is simulated with
stochastic sources in order to prove the stable operation and control robustness.
In chapter 9 the power transformer, zero sequence blocking transformer and filtering
impedance are effectively designed and therefore the real electrical parameters are calcu-
lated.
In chapter 10 the total converter efficiency and harmonic spectrum are studied and the
requirements according to the most common commercial standards are analyzed. Some
ideas are also proposed to increase the converter efficiency.

Chapter 2
High power topologies
Series and parallel topologies are the basis to built hybrid converters. While in the
parallel connection the circuit topology is well established, in the series connection many
solutions have been proposed in literature with different drawbacks, thus the choice is
weighted on the application. In this chapter the parallel concept will be firstly discussed,
reporting the related issues and the solutions that have been proposed in literature. After
that the classical multilevel topologies are shown comparing advantages and drawbacks.
Finally the most diffused hybrid topologies are presented.
2.1 Converters paralleling
2.1.1 Parallel concept
The easiest idea to connect many converters in order to increase the output power is
to built a parallel topology: this solution could be obtained either connecting multiple
power switches or multiple converters in parallel. According to [3] in the former solution
the biggest challenge is to guarantee equal voltage or current sharing, while in the latter
interleaving techniques are usually used in order to improve the output waveforms. In
Figure 2.1: Typical parallel scheme with shared DC capacitor [3].
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Figure 2.2: General parallel of N converters [6].
figure 2.1 a typical converter parallel connection is depicted. It is easy to understand
that the power rating might be extended by adding a new converter unit; this modular
configuration ensures a reliable system because of the redundancies.
When two or more converters are connected in parallel a closed path is created for a zero
sequence circulating current. This current is harmful because it increases the switches
stress and may lead to low harmonics if the passive components like the filter inductances
are slightly different. The easiest way to avoid this current is to use separated DC sources
or multi-windings transformer in the AC side, but this solution is expensive and also
increase the weight of the system. Many other solutions have been proposed in literature
to mitigate this current: the most diffused use a modified PWM scheme especially when
the space vector modulation is applied [4]. Other methods propose a PI controller that
has the role to reduce the low frequency zero sequence current [3] shifting the modulation
wave vertically. Asiminoaiei proposed in [5] to use common mode inductors to reduce the
circulating current between parallel converters. These coupled inductors are three-phase
inductors wounded on the same magnetic core, also referred as zero sequence blocking
transformers: the positive and negative sequence produce a null flux inside the magnetic
core and therefore the impedance seen is low because is only due to the leakage fluxes.
The zero sequence component produce a net flux inside the magnetic core with a limited
value because the zero sequence current is only a low percentage of the positive sequence
current. This means that the impedance seen by the zero sequence is high and the size
of the magnetic element remains small.
2.1.2 Interleaving
When many converters are connected in parallel, the first idea could be to apply to all
the converters the same modulation strategy at the same time; in this case the equivalent
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converter is exactly the same of one converter with the current multiplied by the number
of converters. Even if a current close path is produced (neglecting eventual asymmetries)
there is no current that flows between the converters. Interleaving is often applied in
order to improve the output waveform: the main concept is to shift the carriers of each
converter in order to eliminate N − 1 output harmonics. The interleaving theory and its
effects have been widely explained in literature and the considerations made in [6] are
reported to understand how interleaving affects the output waveforms.
Using the double Fourier series method and considering the PWM modulation for the
phase a of the kt converter the voltage referred to the ground is:
vak(t) =
Vdc
2
M cos(ω1t+φ1) +
∞∑
m=1
∞∑
n=−∞
C(m,n) cos[m(ωct+φck) +n(ω1t+φ1)] (2.1)
where the function C(m,n) is calculated as:
C(m,n) =
2Vdc
pim
Jn
(
m
pi
2
M
)
· sin
[
(m+ n)
pi
2
]
(2.2)
and Vdc is the DC link voltage, φ1 is the initial phase angle of the reference voltage, M
is the modulation index, N is the number of paralleled converters, ωc is the switching
frequency, m is the multiplier of the fundamental frequency, Jn is the Bessel function
of the first kind [6]. The optimal interleaving angle will be demonstrate to be 1/N and
therefore considering the first carrier phase angle φc0 = 0:
φc(k+1) = φck +
2pi
N
→ φck = 2pi
N
(k − 1). (2.3)
The common mode voltage in the time-domain can be computed:
vcm(t) =
1
N
N∑
k=1
vakt+ vbk(t) + vck(t)
3
. (2.4)
Rewriting equation 2.4 using equation 2.1 with the phase shift angle defined in 2.3 each
summation over k is non-zero only if m is a N multiple. Therefore the common mode
voltage can be written as:
vcm =
∞∑
m=1
∞∑
n=−∞
C(Nm, 3n) cos[Nmωct+ 3n(ω1t+ φ1)]. (2.5)
From the equation above the harmonics components in the common mode voltage appear
in bands centred at N multiples of the carrier frequency. Interleaving eliminates (N-1)
carrier sidebands every N carrier sidebands.
Considering the source neutral floating the common mode voltage appears as the neutral
voltage vn. The harmonic components of the phase current are determined by the differ-
ence between the phase harmonic and the common mode voltage; this voltage difference
is: ∞∑
m=1
∞∑
n=−∞
C(Nm,n) cos[Nmωct+ n(ω1t+ φ1)], (2.6)
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and considering i =
∫
v
Ldt the expression becomes:
∞∑
m=1
∞∑
n=−∞
n6=0,±3..
C(Nm,n)N
(nMωc + nω1)L
sin[Nmωct+ n(ω1t+ φ1)] (2.7)
As shown in equation 2.7 the harmonic content of the phase current is similar to the one
obtained for the common mode voltage: with N interleaved modules the harmonics in
each phase current are centred at the N multiples of the carrier frequency.
Interleaving is particularly desirable in high power applications where the switching fre-
quency is limited because of the power losses connected to high values of currents and
voltages. However applying this technique each converter operates asynchronously in
relation to the others and therefore a circulation current raises between the converters.
2.1.3 Circulating current
Considering two paralleled converters and considering s1x and s2x to be the switching
functions and L1 and L2 the inductances of converter 1 and 2 respectively, according to
Kirchoff’s law the equations are:
L1di1adt + s1a
Udc
2 − L2 di2adt − s2a Udc2 = 0
L1di1bdt + s1b
Udc
2 − L2 di2bdt − s2b Udc2 = 0
L1di1cdt + s1c
Udc
2 − L2 di2cdt − s2c Udc2 = 0
(2.8)
Summing these equations and defining the zero sequence current and zero sequence
switching function as follows:
i0 =
(iia+iib+iic)
3 = − i2a+i2b+i2c3
s10 =
(s1a+s1b+s1c)
3
s20 =
(s2a+s2b+s2c)
3
(2.9)
the zero sequence equation can be written:
(L1 + L2)
di0
dt
= (s20 − s10)Udc
2
. (2.10)
In figure 2.3 the zero sequence voltage difference represented by equation 2.10 is
depicted when two converters are used with the optimal interleaving of 180◦. This voltage
difference is periodic with period Ts and therefore a circulating current with the switching
frequency is produced, increasing the switching stress. If a low zero sequence impedance
load is connected, as a three-phase three limbs transformer, these zero sequence currents
may be large. Methods like the selective harmonic elimination (SHE) could be used to
delete the triplen harmonics, but it is worth to reduce the 5th and 7th while the triplen
should be reduced in other ways. An useful device for this purpose is the zero sequence
blocking transformer (ZSBT ) also called common mode inductor.
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Figure 2.3: Zero sequence voltage difference when SVM with two interleaved converters
is applied [4].
Figure 2.4: Zero sequence blocking transformer simplified scheme [7].
Figure 2.5: ZSBT equivalent scheme [7].
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2.1.4 Zero Sequence Blocking Transformer (ZSBT)
The zero sequence blocking transformer is formed by three closely coupled coils that are
wounded on the same magnetic limb, as shown in figure 2.4. According to [7] neglecting
the core losses the equivalent model is represented in figure 2.5. Considering the mutual
inductance to be M = k · L where k is the coupling coefficient, L is the single winding
inductance and the leakage inductance becomes L0 = (1 − k) · L. The matrix equation
is:vA5−APvB5−BP
vC5−CP
 =
R 0 00 R 0
0 0 R
 ·
iAiB
iC
+
L0 +M M MM L0 +M M
M M L0 +M
 · d
dt
iAiB
iC
 (2.11)
Considering the positive and negative sequence, the sum iA+ iB + iC is equal to zero and
therefore the ZSBT offer a low impedance since all the mutual contributes cancel each
other out and the only term that remains is the one associated to the copper losses and
the leakage inductance. The matrix notation in the differential mode is:vA5−APvB5−BP
vC5−CP

dm
=
R 0 00 R 0
0 0 R
 ·
iAiB
iC
+
L0 0 00 L0 0
0 0 L0
 · d
dt
iAiB
iC
 (2.12)
Considering the zero sequence component, the relation that rules the currents is iA+iB+
iC = 3 · I0, where I0 is the zero sequence current. The equivalent impedance presented
for the zero sequence is 3 ·M ≈ 3 ·L. It is important to achieve a good symmetry of the
ZSBT in order to obtain a good cancellation of the fundamental flux. The magnetizing
impedance is chosen to be high in comparison to the one imposed by the load (three
limbs transformer). To guarantee that the zero sequence is not injected into the grid side
if the wye connection is necessary, a tertiary winding on the power transformer could be
used in order to create a short circuit for the zero sequence current.
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Figure 2.6: Phase-neutral output voltage of the converter: a) 2 levels, b) 3 levels, c) 9
levels [1].
2.2 Classic multilevel topologies
To better understand the advantages in the multilevel technology, it is necessary to report
the basic multilevel topologies. The first multilevel converter was the CHB (Cascaded
H-bridge), introduced in the late 1960s. The follower was the FC (Flying Capacitor) and
the last the three levels NPC (Neutral Point Clamped). The three basic topologies are
shown in figure 2.7.
The concept of the multilevel technology can be easily understood starting from the
well known two-level inverters. In the classical two-level converter only two switches for
each leg are used (six switches with three phase inverter). To create a specific waveform
the switches have to be turned on and off many times in each period, according to
the modulation strategy used. As shown in figure 2.6 a, the real output voltage is a
rectangular wave with two possible values: (+V dc,−V dc). Developing this waveform
(periodic) with the Fourier’s series all the harmonics component will be found. The
closer to a single frequency spectrum the waveform is, the better operational behaviour
the converter has. The currents have low harmonic distortion because of the inductive
filtering elements and the inductive loads. According to [8], the multilevel topology
follows the same principle of the simple two-level inverter, but has the advantage to
provide an high-quality power achieved by generating several voltage levels. In figure
2.6 b and c, the power semiconductors are depicted with a three-state and a multi-state
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Figure 2.7: Basic multilevel converter topology. (a) 3L-NPC; (b) 3-L FC; (c) 5 level CHB
[1]
.
switch: the output waveform is composed by steps with amplitude equal to V dc. With
multiple levels produced, the output fits better the pure sinusoidal wave; this leads to a
reduction of THD, of the voltage derivative (dv/dt) and of the size of the output filters (in
the two-level case). As always happens in technical applications, the converter number
of levels have to be optimized: if more levels are chosen the THD is reduced while the
costs and the complexity are increased.
Each of this topologies has advantages and disadvantages, here briefly presented.
2.2.1 3L-NPC: neutral point clamped
According to [8] the 3L-NPC converter consists in two traditional two level converters
connected together: as in figure 2.8, the negative bus of the upper converter coincides
with the positive bus of the lower converter while the original output phases are connec-
ted to the neutral point using two clamping diodes, dividing the DC-link voltage in two
parts. Each power converter must be able to block only half DC-voltage, allowing the
doubling of the total power keeping the same semiconductor technology. As shown in
figure 2.9, the neutral point enables the generation of the "zero voltage level" obtaining
three voltage levels (considering the phase to neutral voltage) using a defined switch-
ing state combination. Only two gate signals for each converter leg are necessary while
the other switches receive the opposite gate signal to avoid short-circuits. The state
(Sa1, Sa2) = (1, 0) is not used since no current path for the load is generated in this case.
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Figure 2.8: 3 level NPC circuit [8].
The DC unbalance issue is worth to be mentioned: when the load is connected to the
neutral, the load current flows trough one capacitor, creating an unbalanced circuit. The
DC-balancing must be controlled for a good operational behaviour.
Theoretically using this connection scheme an high number of levels can be reached,
increasing the number of diodes to support higher voltages. Figure 2.10 shows that the
number of devices increase dramatically: this means higher costs and a more complicated
scheme to control the voltage unbalance on the capacitors. Because of these reasons only
the three level NPC topology is quite diffused. A common example could be the ABB
AC-DC-AC converter for wind power plants that uses IGCT switches and reach a power
of 9 [MVA] with 3.3 [kV ] AC voltage without converter paralleling [12].
A brief summary of the NPC features is here presented, as reported in [1] and [8]:
Advantages
• High voltages can be reached;
• low THD and dv/dt;
• simple rectifier system required.
Disadvantages
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Figure 2.9: Switches states for 3L-NPC [8].
Figure 2.10: 5 level NPC scheme [8].
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Figure 2.11: 3 levels FC scheme [8].
• Increasing the number of levels the number of components increases dramatically;
• High conduction losses (due to high number of devices);
• Uneven losses distribution and unequal voltage stresses due to the current that
flows trough the neutral (avoided with special voltage balancing techniques);
• DC capacitors limit the maximum voltage level achievable;
• Scheme is not redundant (a failure in one switch will affect the overall converter
operation).
2.2.2 3L-FC: Flying capacitor
In [8] the authors explain that the scheme of the flying capacitor (FC) is similar to the
NPC structure, with the clamping diodes replaced by capacitors: in this topology the zero
state is created indirectly connecting the load arms with the positive or negative DC bus
trough a capacitor charged with an opposite voltage. Like the NPC, only two gate signals
are necessary to command the switches of one arm while the others switches receive the
opposite signal to avoid short-circuits. In this topology the state (Sa1, Sa2) = (1, 0) is
used in order to control the voltage balance of the flying capacitor. An higher switching
frequency (e.g. higher than 1200Hz) compared to the NPC and CHB schemes is required,
thus self-balancing or control-assisted balancing modulation strategies can be applied to
actively control the capacitors voltages. Due to the more complex control strategy and
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Figure 2.12: Switches states for 3 levels FC [8].
the capacitor voltage initialization this topology is less diffused than the NPC and the
CHB and the power reached is limited (2.24MW for 4L-FC [1]).
The advantages of this multilevel scheme are the modularity construction as shown in
figure 2.13: it is easy to obtain more voltages levels adding new cells based on one capa-
citor and two switches. Developing special switching patterns it is also possible to get an
asymmetrical multilevel system (with asymmetrical voltage levels): in this configuration
the redundancies are reduced (and also the modularity) but the output voltage quality
is increased keeping constant the number of semiconductors used.
The summary of advantages and disadvantages is presented, according to [1] and [8]:
Advantages
• Reduced number of devices;
• modular configuration;
• good performance with high and low modulation index.
Disadvantages
• Many capacitors required;
• capacitor voltage balancing systems required;
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Figure 2.13: 4 levels FC: modular structure [8].
• capacitor voltage initialization systems required;
• high switching frequency increases the losses (model not suitable for high power).
2.2.3 CHB: Cascaded H-bridge
Referring to [8] the cascaded H-bridge configuration is obtained connecting in series more
single phase H-bridge cells as shown in figure 2.15; the line to line voltage is the converter
output. With four switches for each cell, four combinations are possible but only three
levels can be achieved by every cell: this means that two combinations are redundant.
The devices of every leg must be driven with opposite signals to avoid short-circuit (see
figure 2.15). The major advantage of this topology is the high number of levels reached:
with k H-bridges series connected, 2k+1 levels are obtained. This scheme also introduce
an higher level of redundancy since every converter has one redundant state and others
are added due to the series connection. This means high fault-through operation, to-
gether with modularity. The big disadvantage is the requirement of isolated DC sources
that implies bulky and complex transformers.
The cascaded configuration allows to use different voltages for the capacitors (in analogy
with the FC topology), reducing the total number of redundant states but increasing the
voltage levels with the same number of devices. (see figure 2.16). The characteristics
may be summarized:
Advantages
• Modular structure;
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Figure 2.14: 9 levels H-bridge [8].
Figure 2.15: H-bridge switching pattern [8].
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Figure 2.16: 9 level H-bridge with 4 cells [8].
• fault-tolerant operation capability (e.g. using bypass switches);
• high voltages reached with low switching rating;
• higher power than NPC is reached;
• configuration suitable for asymmetric operation.
Disadvantages
• Large DC capacitors are required to suppress the voltage ripple;
• many insulated sources are required (bulky and expensive transformers).
2.2.4 Modulation strategies for multilevel converters
The PWM (pulse width modulation) and the SVM (space vector modulation) are the
most common techniques used in the DC-AC converters field. Starting from the basic
principle of PWM and SVM many other modulation strategies have been developed to
achieve different goals as for example THD reduction, converter losses reduction, circu-
lating current reduction (with parallel converters). A simple and complete explanation
of the most diffused PWM techniques and the mathematical model of switching losses
and current ripple is reported in [9].
In the multilevel converters field the same basic principles have been used and adapted
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to the different structure. The most diffused multilevel modulation techniques according
to [8] are:
• PS-PWM: phase shifted pulse width modulation;
• LS-PWM: level shifted pulse width modulation;
• SVM: space vector modulation for multilevel converters.
According to [8], the PS-PWM is a natural extension of the PWM strategy suitable
for converters with a modular structure, like the FC and cascaded H-Bridge. As shown
in figure 2.17a and 2.18b the PS-PWM is dual to the interleaving applied with paralleled
converters, using the analogy reported in [6]. The phase shift between the carriers cause
the phase shift between each H-bridge or FC cell output and therefore the overall voltage
has many levels as figure 2.18a shows. This modulation scheme is especially suitable for
FC and CHB topologies because it allows an equal power sharing between each cell and
therefore there is no needing to keep the capacitors balanced in the FC structure.
The LS-PWM is the generalization of the bipolar PWM that use the comparison between
many carrier signals and the reference voltage to choose the output voltage level. With
m levels, m−1 carrier signals are needed. Each carrier signal is associated to two voltage
levels and the group of all the carriers spans the entire voltage amplitude range. In figure
2.17b the circuit is implemented for a three level converter. As shown in figure 2.18b
the carriers may be chosen to have different phase disposition that will be related to the
output waveform and THD.
This modulation strategy is especially useful with NPC converters since each carrier can
be associated to two power switches [8].
Another strategy is worth to be presented is the space vector modulation (SVM). The
switching times are computed using the vectorial representation of the reference voltage
and of the inverter states, as shown in figure 2.19. Considering the three-phase system,
the α − β transform is applied obtaining a vector in the complex plane. The equation
obtained is:
vs =
2
3
· [va + αvb + α2vc] (2.13)
where α = −12 + j
√
3
2 . Substituting all the converter output voltage combinations the
regular hexagons shown in figure 2.19 are obtained. According to this figure 19 of the 27
combinations produce a new state while the remaining 8 states are a redundant combin-
ations. These redundancies are important because nothing changes from the load point
of view in terms of applied voltage but the switches states are different and therefore this
property is used to keep the capacitors balanced.
The equation 2.13 may also be applied to the reference voltage that is a rotating vec-
tor with angular speed ω. The output voltage level is generated from the comparison
between the reference voltage and the triangular meshed hexagon. When the triangle
where the reference voltage lays is identified the three voltage phasors associated to the
three triangle corners are applied with a certain dwelling time. The voltage results:
vout =
1
τ
(t1 · v1 + t2 · v2 + t3 · v3) (2.14)
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(a) PS-PWM circuital implementation [8].
(b) LS-PWM circuital implementation [8].
Figure 2.17: Multilevel modulation schemes.
(a) PS-PWM seven level waveform CHB [8].
(b) LS-PWM different carrier position:
a)phase disposition, b) phase opposition
disposition, c) alternate phase opposition
disposition [8].
Figure 2.18: Multilevel converters PWM modulation waveforms.
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Figure 2.19: SVM with 3-levels converter [8].
where τ = t1 + t2 + t3 is a fixed modulation period and v1, v2, v3 are the triangle corner
vectors. The dwelling time for each vector is variable during the converter operation.
Many SVM techniques have been designed in order to reduce the switching losses or to
achieve the capacitor balancing; they differ in the calculation of the dwelling time of each
vector. A clear example is reported in [10].
When the system is three-phase plus neutral, 3D-SVM techniques are used and therefore
the α− β − γ transformation is used and the geometry of figure 2.19 becomes 3-D.
2.3 Hybrid and other series configurations
Starting from the classical topologies other improved configurations grew trying to put
together the advantages. The most famous are: 3 levels active NPC (3L-ANPC), mod-
ular multilevel converter (MMC), asymmetrical CHB and FC. Some of these topologies
are effectively hybrid topologies that combine different basic structures while others only
use different semiconductors.
2.3.1 ANPC structure
In [1] it is shown that the ANPC structure is equivalent to the conventional NPC but
uses an active neutral point clamping. The diodes are replaced with power switches
as shown in figure 2.20 a and the current path is forced. In this way the power losses
sharing can be optimized saving costs on the cooling systems, while in the classical NPC
structure the freewheeling current trough the upper or lower clamping diodes depends
on the current polarity. The result is an increased power limit for the converter.
The 5L-ANPC is obtained as an hybrid starting from the ANPC and FC schemes. Ob-
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Figure 2.20: Active NPC schemes: a)3L-ANPC; b) 5L-ANPC (hybrid with 3L-ANPC +
3L-FC [1].
viously the control of this converter is more complex since the capacitor voltage must be
constant. The FC stadium only adds new levels to the converter without increasing the
power rating. Available configurations cover the range 0.4− 1MVA according to [1].
2.3.2 MMC structure
According to [1], the MMC topology has found industrial applications recently, in the
HVDC systems. The MMC is composed of single-phase two levels units, known as half
bridges and connected in series. Each phase leg is divided in two parts with an even
number of cells to generate an equal number of positive and negative levels. Inductors are
used to prevent transitory short circuits. The switches are controlled in a complementary
mode producing two active states: the capacitor of each cell can be inserted or bypassed
generating the multilevel waveform. Like the FC structure, the voltage of each capacitor
must be controlled and kept constant.
The interesting feature of this solution is the scalability and modularity, together with a
fault-trough operation if an additional switch for each cell is used. In addition there is
no needing of high voltage capacitors because this task is performed by the low voltage
cells capacitor. This topology is suitable for HVDC systems: a back to back project has
been proposed with V dc = ±320kV and nominal power Pn = 1GW [13].
2.3.3 Asymmetrical CHB and FC
The asymmetrical CHB or FC uses the same scheme of the classical topologies but
each cell is fed with different DC voltages ([11], [1]). In this way some or even all the
redundant states can be eliminated, maximizing the number of different voltage levels
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Figure 2.21: MMC converter [1].
generated. As reported in [1], many voltage asymmetry ratios has been introduced such
as (1 : 2 : · · · 2n−1) and (1 : 3 : · · · 3n−1), while further ratios are introduced in [11]
when the converter is used to fed a motor without open-end winding configuration: in
this case the number of voltage levels in each motor winding is maximized instead of in
each converter phase, obtaining a new optimal strategy and an extreme strategy under
certain conditions. Aside from the strategy used, according to [1] and [11] this proposed
methods allows to use different switching frequency for each cell. The one with higher
power rating will use the fundamental frequency limiting the switching losses, while the
others will be controlled with higher frequencies.
The biggest drawback is the uneven power sharing between the cells that means unequal
cooling requirements, families of different used semiconductors, higher current harmonics
due to the suppression of the input transformer.
Chapter 3
Selected topology
3.1 Introduction
The configuration studied in this thesis is a serial connection between two three phase
converters and three single-phase H-bridges. This system has been proposed in [14]. The
studied topology is derived from the classical cascaded H-bridges shown in figure 3.1,
based on six NPC cells fed by separated DC sources. The solution presented in figure 3.1
like many others based on cascaded converters has the big advantage to utilize conven-
tional semiconductors to reach high power levels; great flexibility and fault tolerance are
also guaranteed. However the insulation between every DC cell must be ensured in order
to avoid short circuits between the capacitors; this condition may be respected using
different sources or for example multi-windings generators. Moreover since every cell is
a single-phase cell if a constant power is delivered to the grid the power oscillation in
the DC side is twice the fundamental frequency (120Hz if the fundamental frequency is
60Hz). The capacitors are chosen to fulfil the requirements on the voltage ripple; in the
hypothesis of small ripple Vc and considering the steady state the operation, the ripple
equation can be written [14],[15]:
Ic = C · dVc
dt
=
Vm · sin(ωt) · Im · sin(ωt+ φ)
E
=
1
2
· Vm · Im · sin(2ωt)
E
(3.1)
Vc =
∫
Ic dt
C
= VDC +
Vm · Im
4 · E · ω · C · cos(2ωt) (3.2)
where Vm and Im are the AC side maximum voltage and current, ω is the angular speed of
the output voltage and C is the capacitor size. The equation 3.1 is valid in the hypothesis
of small DC ripple, sinusoidal voltage Vm and considering that the filter always used to
connect an inverter with a grid is mostly inductive. For a fixed set of parameters in
3.1, the voltage ripple obtained in the DC capacitor is inversely proportional to the
capacitance that must be high in order to compensate the 2 · fundamental frequency
effect.
In figure 3.2 the studied configuration is presented: two three phase converters share
the same DC bus and they are connected in series with three single-phase H-bridges cells
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Figure 3.1: Cascaded H-bridge VSC with 3L-NPC [14].
Figure 3.2: Studied topology proposed in [14].
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Figure 3.3: Vector diagram proposed in [14].
instead of using six cells. According to [14] this connection is allowed because of the
open-end winding configuration; without this solution a close path for the current would
be created if a special modulation strategy is not developed and the capacitors would be
short-circuited. This means that the open-end winding allows to use only 4 separated
bus instead of 6.
The used converters are NPCs, the most diffused multilevel topology already described
in chapter 2.
It is known that in a three-phase converter where the phases that share the same DC bus,
the summation of the instantaneous powers is constant in the case of balanced load. This
means that the power oscillation at twice the fundamental frequency is not generated and
the ripple associated to the three-phase bus is only due to the switches commutation [14].
Thus the size of the capacitors for the three-phase converters can be reduced, obtaining
a cheaper solution.
According to [14], since the open-end winding configuration is adopted, the load imposes
the zero sequence impedance: if this impedance is low, the zero sequence blocking trans-
formers (ZSBT) must be used to avoid over-currents. For example if a three-phase three
limbs transformer is adopted the zero sequence impedance obtained will be low and the
ZSBTs are necessary. If this topology is grid connected through three single-phase trans-
formers, the zero sequence is automatically blocked.
In figure 3.3 the voltage vectors combination adopted in [14] is shown: considering the
phase a, VA1GA and VA2GA imposed by the mono-phase converter are in phase opposi-
tion as VA3G1 and VA4G1.This means that the total voltage phasor applied to the load
is 4 times the single phasor in the hypothesis of equal voltage phasors impressed by the
converters.
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Figure 3.4: Electrical diagram of the experiment executed in [14].
3.2 Properties of this configuration
As mentioned in the previous chapter, in [14] the main advantages like high reliability,
fault-tolerant operation and reduction of the number of isolated sources together with
the three-phase capacitors size reduction are discussed. In this section an overview about
other interesting aspects of this topology is presented.
3.2.1 Voltage level
Since the multi-levels converters were born to increase the power ratings and the output
voltage of the conventional converters, this topology easily fit with medium voltage ap-
plications. However recently a low voltage application of three-level converters appeared
on the market of wind power plants [16]. The advantages are the reduction of filter size, a
better harmonic spectrum and the usage of low voltage components that in applications
like off-shore wind power plant are desirable.
As shown in [16], this topology may be applied in low voltage range: in this thesis
the reference value for low voltage will be considered Vrms = 1000[V ] with frequency
f = 60 [Hz]. The same configuration shown in figure 3.4 is adopted to connect the whole
converter to the grid because of the open-end winding configuration; if the load is a single
electrical machine, the transformer is not necessary. This interconnection transformer
allows to adjust the voltages between the converter side and the grid side. This means
that there are no restrictions on the choose of the semiconductors; the optimal solution
matches the good compromise between the power losses (related to the square value of
the current) and the insulation requirements (related to phase-phase and phase-ground
voltages). Let us consider the parameters in table 3.1: the selected semiconductor is an
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Data Parameter Symbol Value Unit
Grid Vline−line Vrms 1 [kV rms]Frequency f 60 [Hz]
IGBT FZ3600R17KE3
DC collector current Ic nom 3.6 [kA]
Collector emitter voltage VCES 1.7 [kV peak]
Delays time td 3.15 [µsec]
GCT FGC6000AX120DS
RMS on state current Ic nom 3.1 [kA rms]
Collector emitter voltage VCES 6 [kV peak]
Delays time td 6 [µsec]
GTO 5SGA 40L4501
RMS on state current Ic nom 1.57 [kA rms]
Collector emitter voltage VCES 4.5 [kV peak]
Delays time td 35.5 [µsec]
SCR FT1500AU-240
RMS on state current Ic nom 2.36 [kA rms]
Collector emitter voltage VCES 12 [kV peak]
Delays time td 1214 [µsec]
Table 3.1: Typical devices for high power application [2].
IGBT thus the switching frequency can reach high values but the devices performances
in terms of maximum voltage and current are reduced in comparison with other techno-
logies. Considering a fault case in the worst working condition, only one converter will
produce power while the others will be switched off. For example it can be considered
that only one three-phase converter or three half single-phase units are working which is
the minimum to guarantee balanced voltages. Considering the voltage drop on the filter
negligible, the voltage produced by a single converter must be sufficient to reach the grid
voltage value to guarantee a fault-tolerant operation. The voltage equation is:
Vconv =
1√
2
· Vdc
2
=
2 · 1700
2 · √2 = 1202 [V rms] (3.3)
where Vconv is the reached voltage referred to the neutral point, V dc is the total DC
voltage set to V dc = 2 · V max because in the NPC topology the switches have only
to block half of the DC bus voltage. Using a delta connection on the grid side the
transformer ratio becomes:
ktransformer =
Vgrid
Vconv
=
1000
1202
= 0.832. (3.4)
The maximum rms current delivered in the grid and the power are therefore computed
considering the switches current limit Imax = 3600 [A peak]:
Igrid =
Imax√
2 · ktransformer
=
3600√
2 · 0.832 = 3060 [A rms] (3.5)
P =
√
3 · Vgrid · Igrid =
√
3 · 1000 · 3060 = 5.3 [MW ] (3.6)
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This solution with IGBTs presents the maximum fault-through operation and high switch-
ing frequency (compared with GTO and GCT) but the total power is low and the switches
have a low utilization factor.
Because of the series connection the current in all the converters is the same, while the
voltage produced by each converter will be proportional to the power available in the
DC side. This means that in this topology the voltage reachable in each converter is
fixed (once the considerations on the fault operation are made) while the current will
be limited by the switches. It is obvious that in a normal operation in the full power
condition the current will be near to the devices limit, while the voltage will be lower
than the maximum: this means that the semiconductors have normally a low utilization
factor, defined as the ratio between the power delivered and the power limit of the switch.
Considering to operate in a fault condition with minimum a couple of operative convert-
ers (2 three-phase or 3 double single-phase), using the same devices of the previous case
the total power can be doubled reducing the fault-tolerant capability.
Vconv = 2 · 1√
2
· Vdc
2
= 2 · 2 · 1700
2 · √2 = 2404 [V rms] (3.7)
ktransformer =
Vgrid
Vconv
=
1000
2404
= 0.416 (3.8)
Igrid =
Imax√
2 · ktransformer
=
1700√
2 · 0.416 = 6119 [A rms] (3.9)
P =
√
3 · Vgrid · Igrid =
√
3 · 1000 · 2890 = 10.598 [MW ] (3.10)
If instead of IGBTs GCTs are used, the results are the following:
Vconv =
1√
2
· Vdc
2
= ·2 · 6000
2 · √2 = 4243 [V rms] (3.11)
ktransformer =
Vgrid
Vconv
=
1000
4243
= 0.2357 (3.12)
Igrid =
Imax
ktransformer
=
6000
0.2357
= 13.15 [kA rms] (3.13)
P =
√
3 · Vgrid · Igrid =
√
3 · 1000 · 18000 = 22.78 [MW ]. (3.14)
The power is increased but a lower switching frequency must be adopted because GCTs
are slower than IGBTs.
If the power rating must be extended using IGBTs and keeping the maximum fault-
tolerant operation other solutions can be adopted. For example the transformer may
be designed as an on-load tap changer (OLTC) as figure 3.5 shows: only few levels are
sufficient to guarantee the operation below the voltage limits in whatever fault condition.
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Figure 3.5: Full electronic OLTC [17].
The price that must be paid is the increased complexity of the system that require to
control automatically the changer. In addition the internal impedance of the transformer
varies with different tap positions and this observation must be taken into account when
the interconnection filter is designed. Anyway this solution is feasible and may be used
to increase the total power delivered and the switches utilization.
3.2.2 Power plant
In [14] the sources were considered equal and were modelled with constant voltage sources
with equal values. In this thesis this hypothesis is removed, considering the case of differ-
ent power sources that can deliver different amount of power at each instant. Therefore
this topology can be considered as an hybrid topology, connecting for example photo-
voltaic cells to the single-phase converters and wind power plants to the three-phase
converters.
Considering to have different sources is also a limitation: in this topology the power
delivered is proportional to the voltage applied by each converter and in the single-phase
converters this voltage must be the same to avoid voltage unbalances in the triple of phas-
ors. Thus in the case of failure of one single-phase converter or if null power produced
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the others must adapt to this value, even if they’re able to produce. This drawback can
be deleted in two ways:
• Using conform generation plants in the same region;
• Using three phase insulated windings stators.
In the former solution the power is produced by homologous separated sources located
in the same region so that the sources will deliver approximatively the same amount of
power: considering for example the photovoltaic case, the solar irradiation will be the
same in the near areas. If this hypothesis is removed, the plants must be able to regulate
the power delivered such as with a pitch control in order to obtain always the same
amount of power in the single-phase converters.
The latter solution is obvious: a unique three-phase plant is split in three separated single-
phase sources and the power delivered will be different only in case of failure. Using a
more sophisticated control if the voltage triple of the grid is unbalanced the system could
apply an unbalance triple of phasors in order to reduce the negative sequence current.
3.2.3 Interleaving
Since four converters are serialized, with a proper use of the modulation strategy the
first harmonics band in the voltage output waveform can be shifted by a factor of 4
obtaining an apparent switching frequency f = 4 ·fswitching according to the interleaving
theory. The modulation strategy chosen is the level shifted carrier pulse width modulation
(LSCPW ) with the carriers shifted by 90◦. Because of the opposite connection of the two
single-phase converters and the two three-phase converters the carriers of the three-phase
converters must be in phase with each other and shifted relatively to the carries of the
single-phase converters, again in phase with each other.The result is shown in figure 3.6.
This is valid considering that all the sources have the same DC voltage. Because of
the serial connection the current is the same, and the condition on the power become
Psingletot = Pthreetot, and this means that the power produced by a single single-phase
DC source must be 13 · Pttot. If this link is removed the harmonic cancellation won’t be
perfect because the voltage phasors applied by three-phases and single-phases converters
will be different. This means that generally the switching frequency band appears in
the voltage waveform centred at 2 ∗ fswitching; changing the power ratios the reduction
of the harmonic band at 2 ∗ fswitching will be variable and a theoretical a perfect
elimination will be possible with the power ratios nearly equal to 1.
3.2.4 Unbalanced grid
According to [18], power converters are affected by power oscillations and over-currents
when the AC source becomes unbalanced and many methods that control the positive
and negative sequence have been proposed. In case of distorted AC source due to faults
or disturbances, the unbalanced AC voltages have been proven to be one of the greatest
challenges for the converters control in order to keep them normally operating and con-
nected to the source.
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Figure 3.6: Modulation strategy used in [14].
Since in the selected topology a closed path for the zero current is produced, this current
can be controlled in order to obtain specific objectives when an unbalanced fault appears
on the grid side. Figure 3.7 shows the control adopted in [18] where positive, negative
and zero sequence currents are produced. The current reference equations for the three
sequences have been computed in [18] in order to:
• Eliminate the negative sequence current;
• Eliminate the active and reactive power oscillation;
• Eliminate the active power oscillation and negative sequence current.
The use of a single converter in order to control i+d , i
−
d , i
+
q , i
−
q , i
0
re, i
0
im needs an high
switching frequency that limits the application of this solution to the low power converters
field (in the experiment in [18] a frequency f = 20 [kHz] was used). For example in the
studied topology depicted in figure 3.2), the control of the negative and zero sequence
can be activated, when an unbalance fault is detected, on the single-phase converters
while the three-phase converters deliver active power. When the unbalance is removed,
the control of the single-phase converters can be changed again to the positive sequence.
Obviously according to [18] the power expression in case of fault becomes more complex:
[
p3φ
q3φ
]
=
[
P + P0
Q
]
+
[
Pc2 + P0c2
Qc2
]
· cos(2ωt) +
[
Ps2 + P0s2
Qs2
]
· sin(2ωt) (3.15)
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Figure 3.7: Control structure with zero sequence control used in [18].
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where p3φ, q3φ are the instantaneous active and reactive power and the other components
are calculated as follows in a rotating dq reference system:

P + P0
Q
Pc2 + P0c2
Qc2
Qs2
 = 32

v+d v
+
q v
−
d v
−
q v
0
re v
0
im
v−d v
−
q v
+
d v
−
q v
0
re −v0im
v−q −v−d −v+q v+d −v0im −v0re
v+q −v−d v−q −v−d 0 0
v−q −v−d v+q −v+d 0 0
−v−d −v−q v+d v+q 0 0


i+d
i+q
i−d
i−q
i0re
i0im
 (3.16)
As shown in the equations 3.15 and 3.16 with an unbalanced condition the active and
reactive power are oscillating and all the sequences contribute to active and reactive
instantaneous power.
3.3 General control problem
3.3.1 System configuration
In this section the general control problem will be discussed. Even if the studied topology
is built with many converters connected in series, an equivalent model can be derived
using the Thevenin’s principle: considering that the phasors applied by the three-phase
converters and the single-phase converters are aligned, the result will be a generator with
4 times the voltage applied by a single converter. In figure 3.8 the classical connection
scheme using a simple inductive filter is shown: typically the L filter is placed on the
inverter side with the lower voltage and higher current because the transformer is usually
a step up transformer. This choice is reasonable because if the inductance is placed on the
grid side considering k to be the transformer amp-turn ratio (k > 1), the value required
will be Lgrid = k2 · Linv while the nominal current is proportional to 1k . Considering an
inductor without magnetic core, the inductance is:
L =
N2
< =
N2 · pi ·Dm2 · µ0
4 · h (3.17)
where N is the number of turns, < is the reluctance, Dm is the medium coil diameter
and h is the the coil length. Decreasing the current a proportional decrease is obtained
for the wire section, thus it is generally preferred to connect the inductance in the high
current side in order to keep the diameter and the number of turns low, even if the losses
are higher (Ploss = R · I2). Also another factor must be considered: the transformer
obviously uses a magnetic core, where the losses are given by Steinmetz formula (even if
the modified Steinmetz equation should be used in non-sinusoidal problems):
Plosses = C1 · fα ·Bβ + C2 · f2 ·B2 (3.18)
where C1, C2 are material coefficients, B is the magnetic induction and f is the fun-
damental frequency. If the filter is used in the grid side all the voltage harmonics are
applied directly to the transformer, giving an higher value for the iron losses.
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Figure 3.8: Typical connection scheme with an inductive filter.
Figure 3.9: Simplified representation of the studied configuration.
The configuration studied in this thesis is represented in 3.9 with a model built is Sim-
ulink R©. The open end winding transformer is represented as a three-phase transformer
with twelve terminals (in figure 3.9 with Y-Y connection) and the inductive filter is placed
on the grid side. The filter may be also an LC filter or an LCL filter, but for now the
simple case of a first order filter is considered. Other considerations relatively to the
efficiency and the losses calculation will be made in the next chapters.
The electrical equivalent circuit is represented in 3.10 where also two ZSBTs are
modelled. The windings in the grid side are connected in wye configuration that should
be changed in delta if a zero sequence current is produced by the converters. The zero
sequence current can circulate because of the neutral connection, due to the configuration
with shared DC capacitor for the three-phase converters.
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Figure 3.10: Electrical equivalent scheme of the topology with ZSBTs.
3.3.2 Theoric control
The system given by the connection of all the converters may be modelled with a voltage
generator applying the Thevenin’s theorem (also an internal impedance should be added)
as shown in figure 3.11. The equivalent voltage phasor (phase-ground) can be expressed
as:
V =
m · UDC · sin(ωt+ δ)
2
√
2
(3.19)
where V is calculated in RMS value, UDC is the DC voltagem is the adopted modulation
index, ω is the the fundamental angular speed and δ is the angle between the inverter
phasor and the grid phasor. In the hypothesis of negligible resistance, the well known
expressions for the power can be found:
P =
3 · V · Vgrid sin(δ)
X
(3.20)
Q =
3 · Vgrid · (Vgrid − V · cos(δ))
X
. (3.21)
Controlling separately the modulation index m and the angle δ, the voltage drop on the
filter inductance is fixed: in this way the active and the reactive powers delivered to
the grid are controlled. Obviously some constraints in the regulation must be taken into
account such as the switches maximum voltage and current together with other limita-
tions related to: the maximum power capability of the transformer, the grid stability, the
power-frequency drop function. The more constraints are added,the more complicated
the system becomes.
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Figure 3.11: Phasors diagram for a RL impedance: a)circuit considered; b)inductive load
c)capacitive load.
Figure 3.12: Equivalent grid-filter-converter model.
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Figure 3.13: Stationary-rotating transformation [19].
To understand how to control the overall system, the first step is to analyze the
equivalent circuit shown in figure 3.12, where the converters are substituted with voltage
sources V . Also the grid is modelled with voltage sources with value E. The current con-
vention is considered to be positive in the direction shown in figure 3.12. The equations
of this system written in vectorial form in abc frame are:EaEb
Ec
 =
R 0 00 R 0
0 0 R
IaIb
Ic
+
L 0 00 L 0
0 0 L
 d
dt
IaIb
Ic
+
V aV b
V c
 (3.22)
The equation 3.22 uses a stationary coordinate system. In order to control the three-
phase system with classical PIDs, the reference system must be changed into a rotating
dq coordinate system as shown in figure 3.13. The equations become:
EdEq
Eγ
 =
 R −ω · L 0ω · L R 0
0 0 R
IdIq
Iγ
+
L 0 00 L 0
0 0 L
 d
dt
IdIq
Iγ
+
V dV q
V γ
 (3.23)
where ω is the angular speed of the rotating coordinate system equal to ω = 2pifreqency.
According to [19], the reference value for the active power can be produced controlling
directly the active power that must be delivered to the grid or controlling the DC side
voltage; the power that can be delivered is different from the power produced because
of the losses. The same happens to the reactive power reference that can be produced
to fulfil directly the reactive requirement or to control the AC side voltage amplitude in
order to help the grid for voltage regulation purposes.
As shown in figure 3.11, the reactive power injection influences on the converter voltage
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phasor, but the more reactive current flows through the switches the lower is the active
power that can be delivered (for economical reasons, the best choice would be to inject
all the active power).
In this thesis the first hypothesis considered is to have a DC input voltage regulated by
controllers outside of this topology : for example in case of wind power production plants
or when generally the production is in AC, the rectifier can be set to control the DC
voltage. If a direct DC source is used, the DC voltage can be regulated using a DC-DC
chopper. In this way active and reactive power exchanged with the grid are controlled
directly.
Using a dq reference with an orthogonal transformation with the d axis aligned with grid
voltage phasor, the power expressions become:[
P
Q
]
=
[
vd · id + vq · iq
j · (vq · id− vd · iq)
]
=
[
vd · id
−j · vd · iq
]
. (3.24)
The converters are connected in series: this means that id and iq will have the same
value while the voltage will depend on the power delivered. The power equation can be
re-written as:
P = (vd1 + vd2 + vd3 + vd4) · id (3.25)
Q = −(vd1 + vd2 + vd3 + vd4) · iq. (3.26)
Four voltage terms are used because four converters are serialized (two single-phase and
two three-phase). Normally id and iq references are produced starting from this equation
since the sum of all the voltages is equal to the grid voltage.
The first idea could be to design separated controls for the single-phase system and the
three-phase system, knowing for example the amount of power that each DC source is
able to deliver. The problem is that the current components id and iq are the result of
the interaction between the total applied voltage phasor and the grid voltage phasor and
equations 3.25 and 3.26 can’t be used to find a reference voltage that should be applied
to each converter. To avoid this problem, an expression for the current as a voltage
function must be found. Assuming to be in steady state operation, the time derivative
in 3.23 can be neglected and the equation becomes:Ed− V dEq − V q
Eγ − V γ
 =
 R −ω · L 0ω · L R 0
0 0 R
IdIq
Iγ
 (3.27)
Starting from the previous expression the following equation can be written:IdIq
Iγ
 =
 R −ω · L 0ω · L R 0
0 0 R
−1 Ed− V dEq − V q
Eγ − V γ
 (3.28)
Computing the inverse matrix the expression becomes:IdIq
Iγ
 = 1
R2 + ω2L2
·
 R ω · L 0−ω · L R 0
0 0 R
2+ω2L2
R
Ed− V dEq − V q
Eγ − V γ
 (3.29)
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Figure 3.14: General control principle adopted [19].
Finally computing the active power contribute the following expression is found consid-
ering that the zero current is negligible:
P = vd · id+ vq · iq
=
R(vd(ed− vd) + vq(eq − vq)) + ωL(vd(eq − vq)− vq(eq − vq))
R2 + ω2L2
=
R(vd(ed− vd)− vq2)) + ωL(−vd · vq − vq2))
R2 + ω2L2
(3.30)
where the quadrature voltage is considered vq = 0, condition guaranteed by the PLL
(phase looked loop). A similar result can be obtained for the reactive power, again
function of the quantities vd and vq. The idea of separated controls for the converter
would be feasible knowing the values for active and reactive power that each converter
should deliver to the grid. The instantaneous power values should be subtracted from
the reference values, producing an error that through two PI controllers produces the
reference value for the vd and vq voltages. As equation 3.30 shows the expression of the
power is quite complicated and non-linear because square values and products between
variables are present. This means more complex loops and difficulties in the controllers
tuning.
To avoid these problems, another approach has been followed. Trough measurements
dependent on the power plant the active power that can be delivered by single-phase
converters and three-phase converters is known. Through an optimization the solution
that optimize the power delivered to the grid is found counting all the constraints given
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by the switches and additional constraints. This solution consists in the single-phase
and three-phase voltage phasors that should be applied and also the power itself that
may be different from the power produced by the DC sources. In this way the general
control structure can be used: from the optimization the reference values of the total
active and reactive power are known. According to equation 3.24 the reference values for
id and iq are computed using one PI for the active power and another for the reactive
power. The current values are used in two separate current loops that produce as a
result the values of the overall converter voltage phasor given by the sum of the single-
phases and three-phases contributes. The phasor module and angle δ referred to the grid
phasor are therefore known. In order to divide the contributes of the single-phases and
three-phases phasors contributes the result of the optimization is used: obviously since
the optimization gives the values for the steady state operation, the relative percentage
referred to the total phasor is used.
This solution allows to use only four controllers with linear transfer functions. The
weakness is that the system has to rely on the optimizer algorithm that may not have
convergence or can estimate quantities based on wrong inputs if for example the total
impedance change because of a grid failure.
Chapter 4
Grid model and filter impedance
The first step in order to obtain some parameters to work with is the grid equivalent
model definition and the filter impedance design. With some hypothesis and considering
the normal practice rules adopted in the existing systems it is possible to define some
feasible values for the resistances and inductances.
4.1 Per unit system
The per unit (p.u.) adopted system uses the following parameters:
• General parameters:
Pbase = 7 [MVA];
ωbase = 2 · pi · f = 2 · pi · 60 = 376.99 [rad/sec];
• Grid side parameters:
Vbase =
√
2
3 · Vgrid =
√
2
3 · 1000 = 816.5 [V ];
Ibase =
2·Pbase
3·Vbase =
2·7·106
3·816.5 = 5.716 [kA];
Zbase =
Vbase
Ibase
= 816.55716 = 0.1429 [Ω];
Lbase =
Zbase
ωbase
= 0.1429376.99 = 378.94 [µH];
Cbase =
1
ωbase·Zbase =
1
376.99·0.1429 = 18.6 [mF ];
• Simulink p.u. default system:
Psbase =
Pbase
3 ;
V sbase =
Vbase√
2
;
Isbase =
Ibase√
2
Zsbase =
V sbase
Isbase
= Zbase;
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Figure 4.1: Grid equivalent model [24].
4.2 Grid model
Using the Thevenin’s equivalent circuit for the grid as shown in figure 3.10, the parameters
to be defined are the grid voltage, the frequency, the resistance and the inductance. These
parameters are usually given in an implicit way using a concatenate RMS voltage Veq,
a frequency f , a three-phase short circuit apparent power Scc and a power factor of the
grid impedance ψ. Obviously the relations are the following:
Scc =
Veq√
R2eq +X
2
eq
(4.1)
ψ = arctan
(Xeq
Req
)
(4.2)
Zeq = Req + j ·Xeq = Zeq · ej·ψ. (4.3)
An important concept to discuss when a grid connected inverter is studied is the "weak"
or "strong" grid behaviour. Considering a power plant grid connected with a nominal
power Pn the ratio SccPn is the index that gives an idea of the grid strength. According to
[24], a grid is generally said to be weak when changes in the active and reactive power
flows of the connected converters will cause a significant change in the voltage amplitude
in the connection point and in neighbouring points on the network. The networks are
generally weaker in rural areas than industrial and urban areas. The meaning of weak
grid written in terms of short-circuit ratio may be: SccPn < 25 for weak grids,
Scc
Pn > 25 for
strong grids.
The grid impedance angle also depends on the type of network: while the transmission
lines offer mostly an inductive contribute with angles between 55− 85◦, the distribution
grids are more resistive ranging between 25− 55◦.
In the studied case the power plant can be set to Pn = 7 [MW ] and the grid concatenate
voltage may be assumed to be V = 1 [kV rms] with frequency f = 60 [Hz].
A good choice for the grid parameters in the hypothesis of "weak grid" could be:
• SccPn = 20, weak grid when the maximum power is delivered;
• RX = kgr = 0.3, reasonable for this voltage level.
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In this hypothesis the grid impedance is calculated as:
Zeq =
V 2eq
Scc
=
10002
20 · 7 = 0.0071 [Ω] (4.4)
Lgrid =
Zeq√
1 + k2gr · ω
= 18.41 [µH] (4.5)
Rgrid = kgr · L·ω = 2.1 [mΩ] (4.6)
With these parameters the grid is strong for low power produced by the converter and
becomes weak near the nominal power operation.
4.3 Filter impedance
The filter impedance is necessary to allows the inverter connection with the grid. As
shown in the previous chapter this impedance appears in the voltages-currents relations.
The effect of this impedance is a reduction of the voltage harmonics injected into the
grid and a reduction of the current distortion.
Many filter configurations have been proposed:
• L filter: simple first order filter with an attenuation factor of −20dB/dec; the
switching frequency should be high in order to attenuate the inverter harmonics.
• LC filter: second order filter giving −40dB/dec attenuation factor. The capacitor is
added to suppress the high frequency harmonics while it should provide an high im-
pedance in the control frequency range. The resonant frequency must be evaluated
in order to avoid resonances with voltage harmonics produced by the inverter.
• LCL filter: third-order filter with an attenuation factor of −60dB/dec. This filter
provides a low grid current distortion and reactive power and it’s suggested when
low switching frequencies are used. The price to be paid is the higher complexity
due to the introduced resonance.
The filter impedance optimal value is found as the good compromise counting many
factors: weight, cost and time response of the circuit are decreased with low values of
the inductance while the current ripple becomes higher.
Using the equation 3.21 here reported:
P =
3 · V · Vgrid sin(δ)
X
(4.7)
in the hypothesis of negligible resistance the power delivered to the grid is inversely
proportional to the inductive reactance. Therefore for a given power target that must be
delivered the choice on the inductance is directly related to the DC bus voltage that must
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Figure 4.2: L, LC, LCL filters.
be used. Considering that the current phasor is aligned with the grid voltage phasor,
this expression can be used:
P =
3 · Vgrid
X
·
√
V 2 − V 2grid (4.8)
and therefore:
Vdc = V · 2 ·
√
2 = 2 ·
√
2 ·
√√√√−Vgrid +√V 2grid + 4 · (P ·X3 )2
2
(4.9)
The obtained result is shown in figure 4.3 for a unitary transformer ratio and considering
the maximum modulation index used in the converters. The DC voltage Vdc in the
selected topology is the sum of the voltages of three-phase converters and single-phase
converters reported to the grid side.
In the circuit scheme presented in 3.10 many components give a contribute for the filter
impedance. The total impedance is given by:
Rpu = Rpufilter +RpuT1 +RpuT2 + 2 ·RpuZSBT (4.10)
Lpu = Lpufilter + LpuT1 + LpuT2 + 2 · LpuZSBT (4.11)
In this thesis the parameters in table 4.1 have been considered. The filter reactive
inductance has been set to Lpu = 0.157, but this value can be changed in order to fulfil
the harmonics and THD requirements for currents and voltages that must be verified
with the interleaving technique. Zero sequence blocking transformers are considered to
obtain low positive sequence impedances.
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Figure 4.3: Vdc obtained considering unitary the transformer ratio.
Component Parameter Value
Grid Rpu 0.0144 pu
Lpu 0.0479 pu
Transformer Rpu 0.013 pu
Lpu 0.06 pu
2 ZSBT Rpu 0.005 pu
Lpu 6.6 · 10−4 pu
Filter impedance Rpu 0.01 pu
Lpu 0.157 pu
Total Rpu 0.0424 pu
Lpu 0.2593 pu
Table 4.1: Used parameters in per unit system.

Chapter 5
Optimization
Depending on the nature of the power plant, different measurements can be implemented
to find the value of power that is possible to extract; for example considering photovoltaic
cells some measurements based on the assessment of the solar irradiation can be used or
the wind speed should be evaluated for a wind power plant. When the power that can
be delivered by each source is known the reference power value must be found for all the
converters.
In a simple case the problem could be solved analytically: the minimum value of the
single-phase powers is taken as single-phase reference, then this value is added to the
three-phase reference and the total power is found. To deliver the maximum power to
the grid the reactive component of the current that flows through the switches should be
null, equivalent to the condition cos(φ) = 1. Therefore the following expression can be
used:
I =
3 · 2 · Pm + 2Pt√
3 · Vgrid · cos(φ)
(5.1)
where Pm and Pt are the single and three-phase power associated to only one converter
(one arm of the mono-phases and one three-phase converter). Considering that the
connection impedance parameters are known, the total voltage drop phasor on this im-
pedance can be calculated and finally the components of the converter voltage (phase δ
and amplitude) are known. In the final step the voltage values for each converter can be
calculated as:
V m =
Pm
I · cos(φ) V t =
Pt√
3 · I · cos(φ) . (5.2)
The result of this solution is depicted in figure 5.1. This analytical approach effectively
works and gives the exact result with a low computational cost and it’s possible to
implement it in Simulink R©. The biggest drawback is that it’s only possible to solve
easy configurations and if many constraints are added the problem becomes difficult
to be solved analytically and also the implementation complexity is increased because
many if checks must be implemented. For example if the switches limits (currents and
voltages) and other restrictions on the grid side such as: cos(φ) 6= 1, current limits in
failure cases, THD of the voltage waveform, power drop functions and more complicated
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Figure 5.1: Analitycal solution of the optimal problem.
controls must be implemented, the analytical solution becomes infeasible. To overcome
all these limitations an optimization script has been used to solve this single-objective
problem, that may also become a multi-objective problem depending on the formulation.
5.1 Problem definition
The objective function that the optimizer must maximize in the first simple case is:
obj = 6 · Pm + 2 · Pt − 3 ·R · I2 (5.3)
where the variables of the optimization are:
x = (Vm, Vt, I, φ, δ, Pm,P t) (5.4)
Vm and Vt are the single and three-phase voltage phasor amplitudes, I is the current
module, φ is the angle between the grid voltage and current phasors considered positive
in the clockwise direction, δ is the angle between the converter voltage phasor and grid
voltage phasor considered positive in the anti-clockwise direction, Pm and Pt are the
active powers delivered by each converter. The angle φ is kept as variable in order to
allows the converter to help the grid voltage regulation. For this function additional
conditions must be considered and for now to keep the problem simple ψ is fixed equal
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Figure 5.2: Typical frequency and voltage droop when X»R [20].
to 0 (condition that has to be removed obviously if φ 6= 0). The constraints that the
solver must take into account are divided in equality and inequality constraints:

Pm = V m · I · cos(φ+ δ)
Pt = 3 · V t · I · cos(φ+ δ)
2 · (V t+ V m) · cos(δ)− Vgridktransformer −R · I cos(φ)− ωL · I · sin(φ) = 0
2 · (V t+ V m) · sin(δ)− ωL · I cos(φ)−R · I · sin(φ) = 0
φ = 0
(5.5)

0 ≤ Pm ≤ Pmlim
0 ≤ Pt ≤ Ptlim
0 ≤ I ≤ Ilim
φmin ≤ φ ≤ φmax
0 ≤ δ ≤ δlim
0 ≤ V m ≤ Vlim
0 ≤ V t ≤ Vlim
(5.6)
Pmlim and Ptlim are power limits known by environmental measurements; Ilim, Vlim are
the switches limits and the grid voltage is reported to the converter side through the
turns ratio of the transformer. δ obviously must be positive and the conditions on φ is
dependent on the system: if a frequency and voltage droop function must be implemented,
the standard limits on power factor can be chosen according to IEEE standards (for
example cos(φ) > 0.85 lagging or leading for solar PV systems, IEEE 929). A typical
example of voltage and frequency droop functions is depicted in 5.2 when X >> R. Since
this configuration is suitable for low and medium voltage applications, this condition
might not be respected and in some weak low voltage grids R >> X. In this case a good
solution that uses fictitious P and Q is proposed in [20].
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5.2 Lookup table concept
The parameters Pm and Pt changes according to the irradiation, wind condition or
others factors. In this way the optimization should be run in each instant to match
the right set of parameters. The solution of a time-running optimization would have
an high computational cost and the drawback of the convergence: if in some cases the
solution is not found the control of the system will be lost; a typical example could be
the initial point choice. For this purpose in this work the look-up tables were used: the
input parameters for the algorithm are Pm and Pt, variable in a certain range in order
to cover all the combinations. The same approach has been used in [21] for offshore
wind parks with wind turbines serialized in the DC side. The optimization is run before
the converter operation and the results are stored in look-up tables that ensure a fast
response. The advantage of this method is that if one optimization operation fails, the
output function can be easily re-shaped with a smoothing. The drawback is related to
the quantity of data that should be stored and many inputs are also required for the
look-up tables if the problem is complex (with many inputs).
5.3 Results
5.3.1 Pgenerated<Plim
The optimizer that has been used is the function fmincon of the Matlab R© Optimization
toolboxTM , a deterministic optimizer able to solve non linear constrained problems. The
range chosen for single and three phase powers and the other data are:
• Pm = [0 : 0.8]MW
• Pt = [0.5 : 1]MW
• Imax = 2 kArms
• V max = 600 V rms
• ratiotransformer = 1 : 2; Vgrid = 1 [kV conc]
• Rpu = 0.0315 pu, Lpu = 0.2593 pu
With these parameters the expected maximum power is:
Plim =
√
3 · Vgrid · ratiotransformer · Ilim =
√
3 · 2000 · 2000 = 6.928 [MW ] (5.7)
while the top combination of generated powers gives:
Pmax = 6 · Pm+ 2 · Pt = 6.8 [MW ]. (5.8)
The converter has the capability to deliver the maximum power generated by the sources.
This could be a scenario when the peak of the produced power must be completely exploit,
thus when the probability to work near this maximum power point is high.
5.3. RESULTS 61
0
0.2
0.4
0.6
0.8
0.5
0.6
0.7
0.8
0.9
1
0
1
2
3
4
5
6
7
 
Pm [MW]Pt [MW]
 
G
rid
 p
ow
er
 [M
W
]
1
2
3
4
5
6
Figure 5.3: Power delivered to the grid in [MW].
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Figure 5.4: Voltage phasor of the single-phase converter.
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Figure 5.5: Voltage phasor of the three-phase converter.
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Figure 5.6: Required Id and Iq limit surface.
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The voltage phasor of the single-phase converter is zero in case of NULL power de-
livered by the DC source. This case could represent effectively the non production state
or the single-phase converter failure. In the hypothesis of failure of one single-phase
converter all the others must be switched off and the only converters still active are
the three-phases. In this case the current will flow through the clamping diodes of the
single-phase converters. Considering the case of failure of only one leg of the single-phase
converter (half converter), the optimizer algorithm can still be used modifying the ob-
jective and the non-linear constraints.
Figures 5.3,5.4,5.5 5.6 show the optimization result for the set of parameters given at
the beginning of the chapter. As discussed before the reactive power is kept to zero and
figure 5.6 shows the Iq current limit that the converter is able to deliver for each power
condition. This curve will be useful if a dynamic control on Id and Iq is required to limit
the current in case of three-phase fault on the grid side.
From figures 5.4 and 5.5 as discussed in 3.3.2 the ratios V m2·V t+2·V m and
V t
2·V t+2·V m must
be calculated.
5.3.2 Pgenerated>Plim
An interesting choice cold be to design the power plants in order to obtain a maximum
power peak higher than the deliverable power. This case is interesting for example when
the probability to have single-phases and three-phase DC sources working at the highest
power point at the same time is low. In this hypothesis another constraint condition
should be added to the optimizer to keep uniformity on the solution when the limit
current is reached. In fact when I = Ilim, the solver find a feasible solution but without
constraints on the power that must be limited and as a result both the single and three
phase powers are limited. A better solution could be to limit only the single-phase power
when the current limit is reached because a power limiting system is already present
if the single-phase converters have different DC sources. This means that the three-
phase converter power can reach his limit without limitations to be implemented while
some limitation mechanism must be used for the single-phases sources, such as the pith
regulation for example. This set has been used:
• Pm = [0 : 1]MW
• Pt = [0.5 : 1]MW
• Imax = 2 kArms
• V max = 600 V rms
• ratiotransformer = 1 : 2; Vgrid = 1 [kV conc]
• R = 2.4mΩ, X = 0.788µH
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With these parameters the expected maximum power is:
Plim =
√
3 · Vgrid · ratiotransformer · Ilim =
√
3 · 2000 · 2000 = 6.928 [MW ] (5.9)
while the top combination of generated powers gives:
Pmax = 6 · Pm+ 2 · Pt = 8 [MW ] (5.10)
The converter is not able to deliver the maximum generated power.
In figure 5.7 the power limit is visible corresponding to the current limit shown in figure
5.10. In figure 5.11 the generated powers for single-phase and three-phase sources are
shown: as explained the three-phase source reach the source power limit while the single-
phase power is limited to avoid over-currents.
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Figure 5.7: Power delivered to the grid in [MW].
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Figure 5.8: Voltage phasor of the single-phase converter.
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Figure 5.9: Voltage phasor of the three-phase converter.
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Figure 5.11: single-phase and three-phase power.

Chapter 6
Control structure
Starting from the considerations in 3.3.2, the control scheme structure can be built. The
loop control consist of PI controllers implemented in the rotating coordinate system dq.
Totally four loops are built: two internal current loops and two external power loops.
The use of a rotating coordinate system requires obviously a device that allows the
control to work synchronously with the grid voltage triple of phasors. This device is a
three phase PLL (phase locked loop). As shown in figure 6.1, the PLL uses an internal
oscillator that is controlled in order to keep the phase difference referred to the input
zero. In this way the grid phasors are tracked in phase and amplitude, and the signal ωt
can be applied in the αβ − dq transform that in steady state operation and considering
a balanced grid gives: (Ed 6= 0;Eq = 0).
6.1 Internal loops
Figure 6.2 shows the general control scheme adopted for current loops. In the topology
studied in this thesis the controller works on the overall system as explained in 6.2 and
the voltage reference VCONV is split in single-phase and three-phase reference values
through the ratios calculated in the optimization script and stored in look-up tables.
Considering that the time required for the memory reading operation is negligible in
comparison with the other time constants of the system, the loop scheme remain valid
in first approximation.
Using equation 3.23 here reported the transfer functions that regulate the system can be
found. Ed− V dEq − V q
Eγ − V γ
 =
 R −ω · L 0ω · L R 0
0 0 R
IdIq
Iγ
+
L 0 00 L 0
0 0 L
 d
dt
IdIq
Iγ
 (6.1)
As shown in the equation and in the open loop scheme presented in 6.3, the off-diagonal
terms of the 3x3 matrix cause a cross-coupling between the d and q axes that must be
removed in order to keep simple the tuning of the PI parameters. This cross-coupling
will be removed using the usual ωI feed-forward.
The inverter introduces a delay that together with the used sampling time must be
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Figure 6.1: Three phase PLL block diagram [22].
Figure 6.2: Id and Iq general loop [19].
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Figure 6.3: Transfer function scheme with the adopted convections (open loop).
taken into account since the real model works in discrete-time domain. The general
approximation uses as a delay time half triangular carrier time period, thus the inverter
transfer function becomes:
GINV (s) =
1
1 + Tinv · s =
1
1 + 12·fsw · s
(6.2)
The inverter is therefore modelled with a simple stable pole. In order to consider the
time delay introduced by the sampling operation, a similar transfer function is used:
GSAMPL(s) =
1
1 + Tsample · s (6.3)
where Tsample is the sample time and also the lowest time constant of the system.
According to figure 6.2 the voltage V dinv and V qinv produced by the inverter must be
proportional to the current error expressed as a difference between (IREF − Imeasured).
Moreover as shown in figure 6.4 and in equation 6.5, the decoupling contributes and feed
forward must be included. The voltages become:
{
V dinv = (−(Idref − Id) ·GPI + Ed+ ωLIq) · 1Tsampl·s+1 · 1T inv·s+1
V qinv = (−(Iqref − Iq) ·GPI + Eq − ωLIq) · 1Tsampl·s+1 · 1T inv·s+1
(6.4)
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Figure 6.4: Transfer function scheme with the adopted convections (closed loop).
To verify the decoupling action, substituting equation 6.4 in equation 6.5 and considering
Tsample and Tinv negligible, the result is a decoupled system of equations:
(Idref − Id) ·GPI(Iqref − Iq) ·GPI
Eγ − V γ
 =
R 0 00 R 0
0 0 R
IdIq
Iγ
+
L 0 00 L 0
0 0 L
 d
dt
IdIq
Iγ
 (6.5)
As equation 6.4 shows, in systems with this structure the dynamical response can gener-
ally be improved using a feed forward weighted by the reciprocal of the transfer function
1
T inv·s+1 . In this specific case when the PLL tracks the grid reference Eq = 0 and
Ed = constant considering only the positive sequence voltage and considering to track
directly the voltage equivalent generators (valid in the hypothesis of strong grid with
high PCC). With these assumptions the feed forward compensation is not necessary; the
neglected term is:
Gfeed =
(1 + Tinv · s)
(1 + Tpole · s) (6.6)
where a pole with Tpole < Tsample have been added in order to obtain a finite gain with
s→∞.
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6.2 Current loop PI tuning
The equation that represents the PI transfer function is:
GPI = KP +
Ki
s
= KP ·
(
1 + Ti · s
Ti · s
)
(6.7)
where the proportional term KP and the time constant Ti = KPKi are the result of the
tuning process.
The most used tuning technique that guarantee a fast response for the inner system is
the modulus optimum: for a given transfer function where many time constants appear,
the slowest pole is deleted with the PI zero and the gain is chosen in order to keep the
bandwidth of the system as high as possible, satisfying the requirements on the phase
margin. This method is quite diffused because it’s really simple and it guarantees fast
response [19].
Looking at figure 6.4 the global transfer function of the Id and Iq loops may be found :
GOL =
1
Tsample · s+ 1 ·
1
Tinv · s+ 1 ·
1
R(TLR · s+ 1) (6.8)
where TLR is the time constant of the RL filter used to connect the converter with the
grid; this time constant is the slowest of the system because it’s related to electrical pro-
cesses. The pole with Tsample time constant quantifies the additional delays introduced
by the sampling operation of Id and Iq.
Introducing also the PI transfer function, the following equation is obtained:
GOL+PI = KP ·
(
1 + Ti · s
Ti · s
)
· 1
Tsample · s+ 1 ·
1
Tinv · s+ 1 ·
1
R(TLR · s+ 1)
=
KP
R · TRL · s · (Tsample · s+ 1) · (Tinv · s+ 1)
(6.9)
Approximating the transfer function and neglecting Tsample in comparison with the others
time constants of the systems, the expression of the closed loop function has two poles
and it is possible to find the damping coefficient and natural frequency [19]:
GCLO =
GOL+PI
1 +GOL+PI
=
KP
TRL ·R · Tinv ·
(
s2 + 1T inv · s+ KPTRL·R·T inv
) (6.10)
where using s2 + 2ξωn · s+ ω2n the equations become:
ωn =
√
KP
TRL ·R · Tinv (6.11)
ξ =
1
2
·
√
TRL ·R
KP · Tinv (6.12)
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Figure 6.5: General choose for PID parameter.
Imposing the absolute value to be 1, the parameter KP according to modulus optimum
criteria is found [19]: {
KP =
TRL·R
2·T inv
Ti = TRL
(6.13)
obtaining the following values for natural frequency, damping factor and transfer function
in closed loop: {
ωn =
1
2·T inv
ξ = 1√
2
(6.14)
GCL =
1
2 · Tinv2 · s+ 2 · Tinv · s+ 1 (6.15)
The system bandwidth should be maximized keeping a certain margin from the carrier
angular speed: in fact if the current loop is faster than the switching frequency the sta-
bility of the system could be compromised because the general law of "outer controller
slower" is violated. The bandwidth condition is verified if the criteria above is used but
it must be checked if a different choice for the parameter KP is considered. In fact the
bandwidth can be chosen to be equal to a desired crossover frequency in accordance with
the condition just discussed.
If the phase margin must be increased in order to obtain a more robust response with
reduced overshoot and settling time and improved stability the derivative action can be
implemented and the general tuning criteria is found in [23] and reported in figure 6.5.
6.2.1 Results
This set of parameters has been considered in the studied case:
• f = 60 [Hz]
• fswitching = 25 · 60 = 1500 [Hz]
• Tsample = 10µs
• Rpu = 0.0424
• Lpu = 0.2656
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Parameter Symbol Value Unit
RLtimeconstant TRL 0.0166 [s]
Inverter delay Tinv 333 [µs]
Sampling time Tsample 10 [µs]
Table 6.1: Id and Iq loops parameters.
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Figure 6.6: Bode’s diagram of Id and Iq open loops with PI (green) and without PI(blue).
The useful parameters for the analysis are therefore reported in table 6.1.
The Bode’s diagrams have been depicted in 6.6. The gain in steady state (s → 0)
tend to be infinite so the error is zero and only the integral part provide the reference
value. The bandwidth is approximatively 1.8 · 103 [rad/sec] and the phase margin is
near to Pmargin = 60◦. The transfer function obtained for Id and Iq using again the
approximation of negligible Ts can be written as:
GCL =
1
2 · Tinv2 · s+ 2 · Tinv · s+ 1 =
1
1 + 2 · Tinv · s · (1 + Tinv · s)
' 1
1 + ·2 · Tinv · s
(6.16)
This approximation is valid for low frequencies but the difference is visible after the cross-
over frequency in figure 6.7. The phase diagram obtained using the real transfer functions
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Figure 6.7: Id closed loop Bode’s diagram analytical (blue) and with the approximation
in 6.16.
reaches Ph = −270◦ because of the double pole neglected in the approximation.
6.3 PQ loops
The external power loops use a structure similar to the internal current loops because
the action of capacitor voltage control is demanded to an external control as explained
in 3.3.2. Rewriting the power equation 3.24:
[
P
Q
]
=
[
vd · id + vq · iq
j · (vq · id− vd · iq)
]
=
[
vd · id
−j · vd · iq
]
. (6.17)
the active and reactive power loops can be built as shown in figure 6.8. For simplicity
the internal current loops are here modelled with a pole with a Tid time constant that
is equal for both the current loops because of the system symmetry. Considering again
the approximation introduced in equation 6.16, the obtained system for the power loop
is the following:
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Figure 6.8: Power loops schemes.
GOL+PI = KP ·
(
1 + Ti · s
Ti · s
)
· 1
Tsample · s+ 1 ·
1
2 · Tinv · s+ 1 · ed
' KP ·
(
1 + Ti · s
Ti · s
)
· 1
2 · Tinv · s+ 1 · ed
(6.18)
neglecting again the time constant Tsample in comparison with the others of the systems.
For a system with a transfer function:
G =
K
1 + T · s (6.19)
the PI controller should have the parameters Ti = T and KP =
T ·ωp
K , where ωp is the
desired bandwidth for the power loop. In this case the obtained equation is :
KP =
2·T inv·ω
ed and Ti = 2 · Tinv.
The amplitude of ed given by the abc → dq transformation is always 1 p.u. and the
bandwidth of the power loops should be chosen to be lower than the one of the inner
loops. According to equation 6.16 and to figure 6.6 the bandwidth of the inner loop is
1
2·T inv , therefore a reasonable choice could be: ωp =
(
1
5 − 110
) · ωi.
6.3.1 Results
Starting from the results obtained for the Id − Iq loops the results for the power loops
are here depicted. In figure 6.9 Bode’s diagrams of the power loop with the exact
transfer functions (without approximations) are shown. The bandwidth obtained is
ωp = 309 [rad/sec] in accordance with ωc = 1800 [rad/sec] and the phase margin is
Ph = 90◦.
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Figure 6.9: Power open loops with PI (blue) and without (green)
6.4 Soft starter
6.4.1 Start-up transient and solution
In the first instants of operation of the converter, an important factor is to ensure that
the PLL is tracking the grid reference before applying the power reference signals. If this
condition is not verified, in the worst case the converter stability would be compromised
especially if the used modulation index is near the maximum. Another disadvantage is
the reached current peak: when the inverter is started the power produced by the DC
sources is near to the maximum (with the maximum current), the initial transient could
result in an over-current that can destroy the switches or reduce their average lifetime.
This over-current effect is particularly severe when small inductances are used, which is
the goal of the multi-megawatt power plants in order to reduce costs and volumes.
A classical approach used with the induction motors is shown in figure 6.10, where SCR
with opposite connection are used. This solution limits the voltage applied to the motor
winding during the start-up transient and a similar configuration can be used to limit
the current using for example inductances with bypass circuits. Obviously the idea of
add an additional inductance is not feasible and therefore a simple power reference limit
has been implemented in the control scheme.
Limiting the power reference value there are no limitations on the real current amplitude
that may differ from the reference especially during the initial transient when the PLL
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Figure 6.10: Classical soft start used fot induction motors.
is still not tracking the grid signal. In this study the initial current peak is considered to
be below the maximum current.
A really simple circuit has been used in this application as depicted in figure 6.11, while
the connection scheme is presented in 6.12 with the transfer function block. A certain
time is set to keep the power errors equal to zero. During this time the reference value
of Id and Iq is fixed to zero that correspond to the lower current condition. The power
errors have been selected instead of the power references in order to avoid the integration
effect of the PI controllers. When the initial transient time is finished the real reference
value is applied and the PIs start their normal operation. An external error reset has
been implemented if the control architecture need to avoid the wind condition up of the
PIs.
6.4.2 Results
In figure 6.13 the results for the initial operation of the converter are depicted. The power
delivered is near the maximum and the modulation index is kept high in order to maxim-
ize the switches utilization and to minimize the required DC voltage. The parameters are:
P = 6 ·Pm+2 ·Pt = 6.8 [MW ], modulation index = 0.95, Imax = Imaxswitchesktransformer = 4 [kA].
As shown in figure 6.13 the P power loop output saturates to −1 during the start-
up and causes the current overshoot. This is clearly visible in figures 6.14 and 6.15.
The delay visible in the plots is due to the delays introduced by the control structure
(sampling effect). According to the adopted conventions, the power is negative if the
converter works as an inverter.
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Figure 6.11: Classical soft start used for induction motors.
Figure 6.12: Connection scheme of the soft start circuit.
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Figure 6.13: Control signals without soft starter.
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Figure 6.14: Active and reactive powers [W] without soft starter.
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Figure 6.15: RMS grid current without soft starter.
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Figure 6.16: RMS grid current without soft starter.
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Figure 6.17: Control signals with soft starter.
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Figure 6.18: Active and reactive powers with soft starter.
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Figure 6.19: RMS grid current with soft starter.
0 0.02 0.04 0.06 0.08 0.1 0.12 0.14 0.16 0.18 0.2
−6000
−4000
−2000
0
2000
4000
6000
Time [s]
Cu
rre
nt
 [A
]
Figure 6.20: Grid current with soft starter.
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If the circuit presented in figures 6.11 and 6.12 is used with the same parameters, the
results shown in figures 6.17,6.18,6.19,6.20 are obtained.
As the plots show the current spike is now deleted using the simple presented technique.
The initial transient due to the PLL is visible in Idreference in figure 6.17 and has a
limited current amplitude (lower than the maximum), therefore the previous hypothesis
is verified. Figure 6.20 shows the current waveforms using the soft starter technique.
6.5 Dynamic current limiting
6.5.1 Fault operation
Figure 6.21: Grid codes of wind turbine under grid voltage dip in different countries [18].
Because of the control structure adopted with two external power loops that produce
the current reference values, some considerations are worth to be made about faults and
generally on voltage dips that can occur in the grid. According to [18] since the power
electronics is getting so widely used and renewable power plants have a size that increases
year after year, the failure or shot-down of these DC-AC converters may result in serious
problems. Therefore the power converters should be reliable to withstand some grid-
failure or disturbances. In figure 6.21 for example the grid codes adopted for high power
wind power plants are shown. Since the sudden disconnection of power converters may
cause issues to the grid (even blackout in the worst case) the converters should be able
to remain attached to the grid in order to avoid problems concerning the grid stability.
As shown in figure 6.21, the requirements are strict and the converters should be able to
work in fault operation for a long time [18].
Obviously the key issue during a fault operation of a converter is to guarantee the protec-
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Figure 6.22: Id1 and Iq1 satisfy the
limit current condition but Irms1 ex-
ceed this limit [26]. Figure 6.23: Dynamic current limiting
blocks diagram proposed in [26].
tion of the converter itself. With the control structure adopted if a three-phase fault or a
voltage dip occurs, if the look-up tables are two-dimensional (input Pm and Pt without
Vgrid) the power loops are not able to see the equivalent impedance change or the grid
voltage dip and the power reference will remain the same. Since the impedance during
a fault is lower than the normal operation one, the power reference can be reached with
a current increasing. The solution would be a simple saturation block of the Id and Iq
reference values to 1p.u., but in this hypothesis if the inverter is injecting both active
and reactive currents the limit will be reached satisfying the single condition on Id and
Iq, as shown in figure 6.22. As well explained in [26], this problem can be solved using
a dynamic current limiting control.
In figure 6.23 the solution adopted in [26] is shown. In the normal operation the
current limits are Id = 1 and Iq = 1. When a fault is detected on the grid (voltage dip,
three-phase short circuit or other disturbances) a script is run. If the total current Irms
is bigger than the limit, the instantaneous Id value is memorized and Iq =
√
Ilim2 − Id2.
These two parameters are set as new saturation limits and they will remain unchanged
till the fault is removed. When the disturb action ends, the initial limits are restored.
In this way if the converter was injecting the current Id and the reactive current Iq to
give voltage assist to the grid before the fault, after the fault the values of Id and Iq will
remain unchanged (if the transient is neglected), while the powers will change according
to the impedance change (or voltage dip).
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Figure 6.24: Dynamic limiter operation without delay.
6.5.2 Implementation and results
In figure 6.25 the scheme used in the Simulink R© model is presented: the list of checks that
have to be verified is executed inside a Matlab function and the saturation limits Idlim
and Iqlim are applied to dynamic saturators. Because of the Matlab function concept,
the data storage is implemented with a feedback between the new and old values; an unit
delay block must be added in order to avoid the direct algebraic loop. When the fault
is detected if the current loops saturate the power loop integral part grows rapidly and
when the fault is removed the current reference goes to −1, affecting the operation during
the transient. The reference current remains −1 till the integral value is reset, showing a
wind-up behaviour. To avoid the integration during the fault condition, the soft-starter
block is activated and the current PIs keep a constant power input. A Transport delay
block is introduced in order to keep the current limit when the power regulators start
their operation again. The operation without the delay is depicted in figure 6.24: when
the fault is removed the reference current saturates.
The simulations have been run with different combinations of parameters in order to
understand the response of the system in different conditions. The used impedances are
the same reported in table 4.1. The total impedance of the circuit is:
Z = (Rpu + j · Lpu) · Zb = (0.0315 + j0.2593) · 0.1429 = 0.0373 Ω < 83.08◦ (6.20)
A three-phase fault can be modelled with three-resistances wye connected. To obtain a
fault condition the short-circuit impedance must be at least comparable or lower than
the circuit impedance. The impedance is chosen equal to:
Zfault = Rfault + jωLfault = 0.011 + jω5 · 10−6 [Ω] (6.21)
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Figure 6.25: Implementation of dynamic current limiting.
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Figure 6.26: Voltage dip considered in the simulation.
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The first fault simulation considers the following power production of the DC sources:{
Pm = 0.8 [MW ]
Pt = 1 [MW ]
(6.22)
Therefore the total delivered power is:
P = 6 cotPm+ 2 · Pt = 6.8 [MW ] (6.23)
The converter is also consider to inject reactive power in order to contribute to
the voltage regulation (when the line is not too resistive, otherwise the reactive power
injection will affect the line frequency). This reactive power is fixed to be equal to
Q = 0.5[MV ar ind]. The considered case is near to the worst condition, because the
converter is around his power limit and a voltage dip or an electric fault that may occur
would cause a rising of the current above the switches limits.
As presented in figure 6.26, when the three-phase fault is present the voltage has a dip
and reaches an amplitude of 62% in comparison with the previous value. The three-phase
fault is activated starting from t = 0.1 [sec] and removed at t = 0.2 [sec].
In the operation without the dynamic current limit, figure 6.27 shows that the Id current
loop saturates because the power reference with the new circuit require a current higher
than 4 [kA]. The reactive power loop after the transient due to the sudden fault still
works as the previous condition (without fault). This means that the current is higher
than the switches limit, and depending on the temporal length of the voltage dip, the
switches may be destroyed.
In figure 6.28 the delivered power is depicted: during the voltage dip the active
power is lower, because of the current loop saturation. The transients due to the sudden
connection and disconnection are more visible in the reactive power since the resistance
is low and therefore the reactive power is related to the voltage. In figure 6.29 the RMS
value of the current in the phase a is depicted: nothing can be done to suppress the
peaks during the transient condition, but when the circuit is stable during the dip, the
current is higher than the limit (Ilim = 4 [kA] looking at the grid side).
The same plots are depicted again with the dynamic current limit implemented. In
figure 6.30 the RMS current is reduced remaining below the limit (if the transient are
not considered). This is obtained because the Id value when the fault is detected is
limited at the previous value assumed before the fault.
As shown in figure 6.25 the time delay introduced keep the dynamic limiter in operation
even after the fault.
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Figure 6.27: Control signals: three-phase modulation index, Id and Iq without dynamic
limit.
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Figure 6.28: Active and reactive power without dynamic limit.
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Figure 6.29: RMS current in the phase a without dynamic limit.
0 0.05 0.1 0.15 0.2 0.25 0.3 0.35
0
500
1000
1500
2000
2500
3000
3500
4000
4500
Time [s]
G
rid
 c
ur
re
nt
 [A
 rm
s]
Figure 6.30: RMS current in the phase a with dynamic limit.
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Figure 6.31: Control signals: three-phase modulation index, Id and Iq with dynamic
limit.
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Figure 6.32: Active and reactive power with dynamic limit.
Chapter 7
Interleaving
7.1 Theory
The interleaving principle has already been explained in chapter 2.1.2 in the two-levels
converters case. In [6] the analogy between the parallel two-level VSC (voltage source
converter) and the FC multilevel topology has been presented, showing that N parallel
two-level VSC models are equivalent to (N + 1)-level FC converters as far as PWM
control and harmonic characteristic are concerned. This is true because of the modularity
structure of FC and CHB, as explained in [8]. With the NPC topology the single switch
gate signal is defined by the Level shifted PWM that is the most used modulation strategy
for NPC converters. Since totally four converters for each phase are used (two one-arm
single-phase and two one-arm three-phase), the interleaving can be applied between these
carrier signals using the analogy principle reported in [6]. The series of converters may
be seen as the converters parallel with opposite fundamental applied voltages; in figure
7.1 two parallel arms are shown, but the same scheme would be used to represent one
single-phase converter (neglecting the three-phase) if 2 · L is the equivalent single-phase
inductance.
Firstly the operation without interleaving will be presented in chapter 7.2 and then
interleaving will be applied in chapter 7.3.
Figure 7.1: Parallel of 2-levels converter [6].
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7.2 Without interleaving
In this section the simulation results without applying interleaving are shown. All the
carrier are in phase for three-phase and single-phase converters. In fact keeping the
carriers in phase in this topology is like to apply interleaving between half single-phase
converters and between the three-phase converters. This fact can be seen looking at the
phasor diagram reported in figure 7.2. The two half single-phase converters and the two
three-phase converters apply phasor in phase opposition and therefore the first harmonic
band is centred at 2 ∗ fsw because the first band is deleted.
The idea of using the same carriers for all the converters is desirable because to produce
shifted carrier signals synchronization and computations are required as explained in
[25]. Anyway the best solution is to reach a further reduction applying interleaving also
between the single-phase and three-phase converters as it will be discussed in the next
chapter.
In figure 7.3 the power block is shown with the measurement blocks that should be used
in order to observe the interleaving effect.
Figure 7.4 shows the voltage waveform between the transformer and the RL filter referred
to ground. The filtering action is due solely to the transformer and the ZSBTs (with a
low contribute). Figure 7.5 shows the FFT analysis with the harmonics that have been
depicted. The switching frequency with order 25 does not appear while the first harmonic
family is centred around the 50th. As the waveform with 5 levels shows, all the switches
of the inverters are used and the modulation index is near to 1.
In figures 7.6 and 7.7 the voltage waveform and the FFT analysis after the filter are
depicted: the harmonic content is the same of figure 7.4 but the amplitude is scaled. In
figure 7.8 and 7.9 the current waveform and harmonic spectrum is shown.
Figure 7.2: Vector diagram proposed in [14].
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Figure 7.3: Simulink R© model with scopes.
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Figure 7.4: Phase to ground voltages before the filter without interleaving; Pm =
0.8 [MW ], Pt = 1 [MW ].
0 0.02 0.04 0.06 0.08 0.1 0.12
−500
0
500
Selected signal: 7.879 cycles. FFT window (in red): 4 cycles
Time (s)
0 50 100 150 200 250 300
0
1
2
3
4
5
6
7
8
9
10
Harmonic order
Fundamental (60Hz) = 843.2 , THD= 22.75%
M
ag
 (%
 of
 Fu
nd
am
en
tal
)
Figure 7.5: FFT of phase to ground voltage; Pm = 0.8 [MW ], Pt = 1 [MW ].
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Figure 7.6: Phase to phase voltage after filter without interleaving; Pm = 0.8 [MW ],
Pt = 1 [MW ].
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Figure 7.7: FFT of phase to phase voltage after filter; Pm = 0.8 [MW ], Pt = 1 [MW ].
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Figure 7.8: Current without interleaving; Pm = 0.8 [MW ], Pt = 1 [MW ].
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Figure 7.9: FFT of phase current; Pm = 0.8 [MW ], Pt = 1 [MW ].
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7.3 With interleaving
In this section the carriers of the three-phase converters are phase shifted of 90◦ referring
to the single-phase converters. The comparison with the results obtained for the previous
case shows a reduction of the amplitude of the harmonics band centred at 2∗fswitching
instead of a complete elimination. This is due to the gap between the powers delivered by
single-phase converters and three-phase converters. The total power delivered neglecting
the losses is:
P = 3 · (2 · Et · I · cosφ)︸ ︷︷ ︸
Psingle-phase
+ 2 · (3 · Et · I · cosφ)︸ ︷︷ ︸
Pthree-phase
(7.1)
with clear meaning of the symbols. If the power delivered by the converter obey to this
law:
PmDC =
1
3
· PtDC (7.2)
where PmDC is the power delivered by the single-phase sources in DC side and PtDC is
the one delivered by the three-phase DC source, the voltage applied by each converter
is the same because the current is the same. In this condition the bandwidth around
2 · fswitching is also deleted and the first harmonics appear around 4 · fswitching.
Figures 7.10, 7.12, 7.14 show the voltage before the filter, the voltage after the filter,
the current waveforms with the respective FFT analysis. The interleaving improves the
waveforms as seen in the comparison with the previous results. As already discussed
if the power condition 7.2 is not respected the 2/cdotfswitching band is not completely
deleted, while in figures 7.16, 7.18, 7.20 the first harmonics appear around 4 · fswitching.
7.4 THD vs power
Since the harmonics cancellation depends on the power of three-phase and single-phase
generators, with a maximum when Pt = 3Pm, an interesting factor to evaluate is the
THD variation changing the ratio between powers delivered by each converter. In figure
7.22 Pt is kept constant equal to 1 [MW ] while the single-phase power is changed in a
range [0 : 0.9]MW . The minimum point is reached when the power condition is satisfied
and the THD functions grow in a steeper way on the left side of this minimum than the
right side.
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Figure 7.10: Phase to ground voltages before the filter with interleaving; Pm =
0.8 [MW ], Pt = 1 [MW ].
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Figure 7.11: FFT of phase to ground voltage; Pm = 0.8 [MW ], Pt = 1 [MW ].
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Figure 7.12: Phase to phase voltage after filter with interleaving; Pm = 0.8 [MW ],
Pt = 1 [MW ].
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Figure 7.13: FFT of phase to phase voltage after the filter; Pm = 0.8 [MW ], Pt =
1 [MW ].
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Figure 7.14: Current with interleaving; Pm = 0.8 [MW ], Pt = 1 [MW ].
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Figure 7.15: FFT of the phase current; Pm = 0.8 [MW ], Pt = 1 [MW ].
7.4. THD VS POWER 103
0.05 0.055 0.06 0.065 0.07
−800
−600
−400
−200
0
200
400
600
800
Time [s]
Vo
lta
ge
 p
h−
0 
[V
]
Figure 7.16: Phase to ground voltages before the filter with optimal power condition:
Pm = 0.33 [MW ]; Pt = 1 [MW ].
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Figure 7.17: FFT of the phase to ground voltage with optimal power condition: Pm =
0.33 [MW ]; Pt = 1 [MW ].
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Figure 7.18: Phase to phase voltage after filter with optimal power condition: Pm =
0.33 [MW ]; Pt = 1 [MW ].
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Figure 7.19: FFT of the phase to phase voltage after the filter with optimal power
condition: Pm = 0.33 [MW ]; Pt = 1 [MW ].
7.4. THD VS POWER 105
0 0.02 0.04 0.06 0.08 0.1 0.12 0.14 0.16 0.18
−4000
−3000
−2000
−1000
0
1000
2000
3000
4000
Time [s]
Cu
rre
nt
 [A
]
Figure 7.20: Current without interleaving with optimal power condition: Pm =
0.33 [MW ]; Pt = 1 [MW ].
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Figure 7.21: FFT of phase current with optimal power condition: Pm = 0.33 [MW ];
Pt = 1 [MW ].
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Figure 7.22: THD percentual for voltage measured after the filter (blue) and the current
(green) with Pt = 1 [MW ].
Chapter 8
Sources models
8.1 DC voltage sources
8.1.1 DC voltage reference
In this chapter the simulation results using DC voltage sources are presented. The used
circuit is the same of chapter7 here reported in figure 8.2. The use of voltage sources is
obviously an idealization of the converter operation because in practise the DC side of
each converter has two capacitors to reduce the voltage ripple and the total DC voltage
must be controlled. In this thesis an external control has been considered to adjust the
power delivered controlling each DC voltage source. The block diagram of a DC voltage
controller is shown in 8.1.
The first consideration that is worth to discuss is about the DC voltage impressed
by the converters. As explained in 3.2.1, the choice of this maximum voltage affects
the operation capability under failure of the converter: the higher the maximum DC
voltage is, the more reliable the topology becomes. Since this voltage must be regulated
by external controllers that produce an Id reference value as shown in 8.1, a voltage
reference value must be given. If the maximum DC voltage is chosen to be the reference
for any working condition, the result will be unsatisfactory in terms of THD and voltage
stress on the switches. The current in fact is the same for all the converters therefore
the power is injected by a single converter adjusting the voltage applied; if the power
Figure 8.1: Classical scheme used to control the DC capacitor voltage [19].
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Figure 8.2: Simulink R© model with scopes.
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available from a DC source is low, keeping fixed to V dcmax the DC side voltage the
modulation index will be low. This means an increasing of the total harmonic distortion
with the level shifted PWM technique using two carriers in phase. This is shown in
figures 8.3,8.4,8.5, where the chosen modulation index is m = 0.35 and the analyzed
converter is the single-phase A (the upper in figure 8.2).
In figure 8.3 the used carrier signals are depicted for the adopted control strategy level
shifted PWM. The reference voltage signals produced by the internal loops are also
represented and they are in phase opposition in order to double the voltage applied by
the converter. The result of the comparison between references and carriers is shown in
figure 8.4. An important factor to be noticed is that when the result of one comparison
is +1 or −1, the other signal is always zero. Therefore the difference between these
two signals that gives the total phase to phase voltage V ab can assume these values:
[−VDC , 0,+VDC ]. This is effectively the obtained result, shown in figure 8.5. It would
be desirable to obtain a five levels output in phase-phase voltages for an NPC three-level
converter to maximize the benefits on the waveform.
The obtained results for the overall voltage after the filter are depicted in figures 8.6 and
8.7.
In figures 8.8, 8.9, 8.10 the results with high modulation index m = 0.9 are depicted. It
is clearly visible that the output has a five-levels waveform, giving an improved result
in terms of THD for the voltages after filter, as shown in figures 8.11 and 8.12. The
result with an higher modulation index would be even better, but choosing m ' 1 the
control structure becomes weak during transients because the working point is near to
the saturation.
In these hypothesis, given an optimal modulation index that should be used, the reference
DC voltage value applied by each external controller should be calculated in each power
condition. Therefore the DC voltage reference changes according to the power that the
source has to deliver. Since the optimization algorithm presented in chapter 5 returns
the RMS voltage phasor amplitude that three-phase and single-phase converters should
apply, through look-up tables the DC reference value can be computed and stored:
V =
m · UDC
2
√
2
(8.1)
UDC =
2
√
2 · V
m
. (8.2)
Anyway a lower limit for the DC voltage must be fixed in order to avoid the voltage
reversion that may occur approaching the 0 [V ] condition. This limit may be implemented
in the optimizer algorithm. If a third harmonic injection system is used, an increase till
+15% may be obtained for V , with a more complex control structure and a better usage
of the DC capacitors.
8.1.2 Power and current waveforms
In this section a simple simulation with constant power is run, in order to analyze the
DC power waveforms and the current waveforms in the converter side. These parameters
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Figure 8.3: LSPWM carriers and reference signals with a low modulation index.
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Figure 8.4: LSPWM signals for the upper and lower switches.
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Figure 8.5: Phase to phase voltage waveform with a low modulation index.
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Figure 8.6: Voltages obtained after filter with low modulation index.
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Figure 8.7: Voltege FFT after filter.
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Figure 8.8: LSPWM carriers and reference signals with high modulation index.
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Figure 8.9: LSPWM signals for the upper and lower switches.
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Figure 8.10: Phase to phase voltage waveform with high modulation index.
8.1. DC VOLTAGE SOURCES 113
0.046 0.048 0.05 0.052 0.054 0.056 0.058 0.06 0.062 0.064 0.066
−1500
−1000
−500
0
500
1000
1500
Time [s]
Vo
lta
ge
 p
h−
ph
 [V
]
Figure 8.11: Voltages measured after the filter with an high modulation index.
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Figure 8.12: Voltege FFT measured after the filter.
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have been used:
• Pm = 0.5 [MW ];
• Pt = 1 [MW ];
• Interleaving: used;
• mod.index = 0.85.
The other parameters are the same used in chapter 4 and chapter 5. In figure 8.23 the
power delivered by each DC source is depicted. Remembering the scheme shown in figure
8.2, A is the upper single-phase converter, the converter C is the lower, and the three-
phases converters are on the right connected to the same DC source.
According to the analysis presented in chapter 3.1 and considering a sinusoidal phase to
neutral voltage V , a sinusoidal current I shifted by φ and considering Ineutral negligible,
the power in AC side delivered by one leg of the single-phase converter is:
P (t) = v(t) · i(t) =
√
2 · V sin(ω · t) ·
√
2 · I · sin(ω · t− φ) (8.3)
The DC side voltage VDC is the voltage impressed by one voltage source and it is kept
constant, therefore the current becomes:
Id =
V · I
VDC
· cos(φ)− V · I
VDC
· cos(2 · ωt− φ) (8.4)
The single-phase power spectrum with a constant DC source contains a DC value and
a component with frequency f = 120 [Hz], twice in comparison with the fundamental.
As shown in figure 8.13 in the plots of the DC currents relative to the upper and lower
converter, the currents follow exactly the equation 8.4; the upper and lower currents
are phase-shifted looking at the switching frequency component because of the neutral
current, neglected using equation 8.4. In the FFT analysis the expected voltage is a DC
component with the same value of the second order harmonic (considering cosφ ' 1) plus
the harmonic bands centred around the multiples of the switching frequency. The result
is the same of a single-phase converter that uses an unipolar PWM. The simulations
validate this hypothesis as shown in figure 8.14 where the fundamental is f = 120 [Hz]
and the switching frequency has an order equal to 252 = 12.5.
Only a small delay is introduced because of the angle φ between currents and voltages.
Since in this case the voltage of each source is kept constant, the current waveform is
exactly proportional to the power waveform for each half DC source. The total power
of the DC source is given by the sum of the two half powers and the shape obtained is
shown in figure 8.13. This waveform is obtained because the equation:
Id =
Vph−ph · I
VDC
· cos(φ)− Vph−ph · I
VDC
· cos(2 · ωt− φ) (8.5)
is still valid with Vph−ph that is the RMS voltage output of the converter A considering
that the average neutral current adsorbed by the converter is zero. Since Vph−ph is a three-
level voltage in half period (five-levels in full period), the global power has three different
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"levels" in one power period (half voltage period). The expected FFT analysis should
show again a DC component with the same amplitude of the second order harmonic
considering cosφ ' 1 and then harmonic bands centred around the multiples of the
switching frequency: remembering that the interleaving is applied, looking at the global
power the switching should appear doubled. The expected results are verified in figure
8.15 that shows the harmonic content of the DC total power: the fixed fundamental
frequency is f = 120 [Hz] and the first harmonic that appears has an order 25 · 2 = 50
because of the interleaving.
In figures 8.13 and 8.16 the waveform of the neutral current adsorbed by the single-phase
converter A is also depicted. This current is due to the load current inertia when the zero
state is applied in one of the two legs of the single-phase converter. This current is the
difference between the lower and the upper DC current. Therefore the contributes with
the second order harmonic and the DC component are theoretically deleted, while the
first frequency visible in the FFT analysis should be the switching frequency. This is in
accordance with the obtained results in figure 8.17 where the fundamental f = 25 · 50 is
considered. The DC value is zero and the first important family of harmonics is centred
around the switching frequency.
The same line of reasoning may be developed for the three-phase converters. If only
one converter is considered, in the hypothesis of sinusoidal AC voltages and currents and
neglecting again the neutral current, the power expression gives according to [27]:
P (t) = Ea(t) · Ia(t) + Eb(t) · Ib(t) + Ec(t) · Ic(t) (8.6)
IDC =
2 · E · I
VDC
· [cosωt cos(ωt− φ) + cos(ωt− 120◦) cos(ωt− 120◦ − φ)
+ cos(ωt− 240◦) cos(ωt− 240◦ − φ)] = 3 · E · I · cosφ
VDC
(8.7)
therefore the current should contain only a continuous component plus the harmonic
content due to the switching frequency.
In figure 8.18 the simulation results are depicted. The upper and lower DC current is due
to both the three-phase converters. As expected according to equation 8.7 these currents
do not contain low harmonics of the switching frequency and the first harmonics that
appear are centred around the switching frequency, as shown in figure 8.19.
Both the three-phase converters contribute to the neutral current, again obtained as a
difference between the lower DC current and the upper DC current. The average is again
equal to 0 and the first expected harmonic is the switching frequency, in accordance with
figure 8.21.
Finally the total DC power is due to the sum of the upper and lower contributes, directly
proportional to the current values; remembering that the interleaving is applied, the ex-
pected first harmonic should be two times the switching frequency; this is in accordance
with figure 8.20.
Figure 8.22 shows the zero sequence component on the converter side, limited by the
action of the zero sequence blocking transformers. In this simulation the transformer has
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Figure 8.13: Single-phase converter A waveforms.
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Figure 8.14: FFT analysis of IDC : current in the upper DC source of the converter A.
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Figure 8.15: FFT analysis of PDC : total DC power of the converter A (sum of upper and
lower powers).
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Figure 8.16: Neutral current adsorbed by the converter A (zoom of figure 8.13.
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Figure 8.17: Neutral current FFT of a single-phase converter.
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Figure 8.18: A single three-phase converter waveforms.
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Figure 8.19: FFT analysis of IDC : current in the upper DC source three-phase converter.
0 0.01 0.02 0.03 0.04 0.05 0.06 0.07 0.08 0.09
−1
0
1
2
x 106 Selected signal: 294 cycles. FFT window (in red): 30 cycles
Time (s)
0 1 2 3 4 5 6
0
20
40
60
80
100
Harmonic order
Fundamental (3000Hz) = 5.483e+05 , THD= 70.87%
M
ag
 (%
 of
 Fu
nd
am
en
tal
)
Figure 8.20: FFT analysis of PDC : total DC power of three-phase converters (sum of the
upper and lower powers)
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Figure 8.21: FFT of the neutral current of three-phase DC link.
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Figure 8.22: Zero sequence current on the converter side: value obtained neglecting the
trnasformer zero sequence impedance and considering a constant ZSBTs impedance.
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Figure 8.24: DC capacitor circuit and voltage controller transfer function.
a wye-open end configuration, therefore if the neutral point of the transformer and of the
grid model is grounded, the zero sequence impedance offered by the grid will not be an
open circuit and a zero current will be injected into the grid. Some computational issues
must be overcame to simulate the circuit with positive and zero sequence as it will be
explained in chapter 9.2. Since in this simulations the interest is focused on the positive
sequence, the zero sequence current is considered to remain limited by the ZSBTs and
therefore the zero sequence impedance of the transformer is neglected, obtaining a negli-
gible current in comparison with the fundamental one as shown in figure 8.22. The real
zero sequence current will be studied in chapter 9.2; if the zero sequence current will be
intolerable from the grid and the delta connection cannot be used, the only solution will
be to increase the ZSBTs impedance.
Finally in figure 8.23 all the DC powers are shown. Clearly the three-phase converter
DC source will require a lower capacitance to filter the harmonics in comparison to the
single-phase DC sources.
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8.2 DC capacitors
8.2.1 Capacitors design
In the previous chapter the simulations have been run using two voltage sources for
each DC source. An interesting point would be to understand what will happen if two
capacitors are applied in the DC side of each converter and the DC power is injected
using a driven current source with a controller based on the overall DC voltage (that is
the sum of the voltage in each capacitor). This solution for one single-phase converter
is represented in figure 8.24. The presented circuit is not able to balance the voltage
difference between the upper and lower capacitors and the hypothesis beyond the model
is to consider negligible the current derived by the neutral connection. Therefore the
current source has to provide the current IdcA adsorbed by the converter and the current
to balance the total voltage V dcA. The loop obtained without PI is stable (single pole),
adjusting the PI parameters the delay that the DC source introduce regulating the DC
voltage may be simulated. Since the regulation involves the active power delivered by the
power plant, when a voltage reference step is applied the power produced by the source
must be adjusted. This process may have an high time constant depending on the type
of used power sources: if for example a wind power plant is considered the time constant
involves the pitch regulation.
The first step is the capacitor design for the single-phase converters. Using equation 3.2
proposed in [14] here reported:
Vc =
∫
Ic dt
C
= VDC +
Vm · Im
4 · VDC · ω · C · cos(2ωt) (8.8)
and considering the results obtained in the previous chapter it is easy to see that the
first current harmonic with frequency 2 · f = 2 · 60 = 120 [Hz] requires a capacitor to
limit the ripple to 10%:
∆v% =
Vc − VDC
VDC
· 100 = Vm · Im
4 · ω · C · V 2DC
=
m · Im
4 · ω · C · VDC (8.9)
Cm =
m · Im
4 · ω ·∆v% · VDC
=
1 · √2 · 2000
4 · 2pi · 60 · 1000 · 0.1 = 18.76 [mF ]. (8.10)
In equations 8.9 and 8.10 the modulation index has been fixed to 1, the RMS current in
the AC side is I = 2 [kA] (the maximum), the DC voltage has been fixed to VDC = 1 [kV ]
and the current derived by the neutral point is neglected (reasonable looking only at the
frequency f = 120 [Hz]). The resultant capacitance is the series of upper and lower
capacitance. One of the hypothesis behind equation 8.8 was φ ' 90◦ that is verified
if the converter injects mostly reactive power. Therefore the singles capacity will be:
Cm−single = 2 · Cm = 37.52 [mF ].
The same reasoning can be applied for the three-phase converters, remembering that
the first harmonic in this case is the switching frequency that appears in each capacitor
according to figure 8.20 where also the current harmonic value will be found. With the
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three-phase converters the single capacity is studied because the neutral current is not
negligible (the switching frequency is involved).
∆Vc =
∫
Ic dt
C
=
Im
C · ωhf ·
2
pi
∫ pi
0
sin(ωt)d(ωhf t) =
Im · 4
C · ωhf · pi (8.11)
Ct−single =
√
2Im · 4
ωhf ·∆V c% · VDC2 · pi
=
2000 · √2 · 4
2pi · 25 · 60 · 0.1 · 400 · pi = 9.5[mF ]. (8.12)
where Im is the RMS value of the current harmonic with the switching frequency, ωhf
is the angular speed associated to the switching frequency and VDC2 and Ct−single are
the voltage and the capacitance of a single capacitor. These parameters has been fixed
to: Im =
√
2 · 2 [kA] (see figure 8.19) and the voltage has been fixed to VDC = 400 [V ]
(see chapter 5). It is possible to understand that the effective ripple depends on the DC
voltage: the lower the DC voltage is, the higher ripple is obtained. This is a limitation
of the scheme proposed in 8.1.1 where in order to keep the modulation index high the
regulation on the DC voltage were proposed. Therefore an additional condition must be
added to the optimizer algorithm once the ripple limit and the capacitors have been fixed.
The feasibility of the adopted solution must also be discussed: in fact the capacitors are
crucial components in terms of costs and failure. Volumes, weights and the life-time
expectancy must be evaluated in order to obtain an optimal compromise. To evaluate
approximatively the volume of the capacitors without using any specific manufacturer
data-sheet, this considerations can be made:
Wstored =
1
2
· 0 · r · E2 (8.13)
where Wstored is the energy density stored inside the capacitor, r depends on the used
dielectric material and E is the maximum electric field reached inside the dielectric.
Considering a normal electrolytic capacitor, the parameter can be fixed to E = 100 [ kVmm ]
and r = 4. Considering also a packaging factor that takes into account that the dielectric
volume is part of the total volume (metallic plates and other insulating materials are
present) kpack = 0.2 an average energy density can be calculated:
W =
1
2
0rE
2 · kpack = 1
2
· 8.85 · 10−12 · 4 · (100 · 106)2 · 0.2 = 36 [ kJ
m3
] (8.14)
and this means for the single-phase capacitors:
W =
1
2
CV 2 → V ol = W
Wstored
=
0.5 · 37.5 · 10−3 · 5002
36 · 103 = 0.13 [m
3]. (8.15)
Another parameter that should be checked is the current that the capacitor is able to
provide: in the single-phase converters this limit might be strict according to formula
8.4.
Also the economical term must be carefully evaluated: as seen in the previous process,
the single-phase capacity is higher than the three-phase because of the 120 [Hz] harmonic
and this value may be economically infeasible. In order to reduce the capacity and the
current adsorbed by these passive elements, many considerations can be done:
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• The DC voltage can be increased and the AC current can be decreased changing
the ratio of the transformer and changing the switches according to the new voltage
requirements. This solution reduces the capacitor size and the current;
• the DC ripple of the converter can be increased without heavily affecting the AC
side and the control of the whole system. This solution must be evaluated carefully
because it implies a life-time reduction of the passive components;
• schemes with an active DC filter can be used.
The last solution seems to be attractive and many papers have been proposed to over-
come the 2 · fundamental frequency issue especially regarding the high power fuel cells
field. According to [29] the basic idea of the active filters is to divert the power ripple
into another capacitor or inductor that can withstand to heavy currents and voltage
fluctuation and therefore it can be reduced in size with longer lifetime. In [29] a scheme
with two additional switches and an LC branch is proposed to mitigate the DC ripple
in high power applications with low switching frequencies. This solution is depicted in
figure 8.26, where also an high frequency insulating transformer is used.
Another solution is the one presented in [30] here depicted in figure 8.27, where a spe-
cial insulating transformer with a central tap is used with a lower number of devices in
comparison with figure 8.26.
A different system is presented in [31] and reported in figure 8.28. This scheme uses
again an insulating HF (high frequency) transformer with an higher number of devices
but without using the LC branch.
The optimal solution must therefore be evaluated carefully because many factors are in-
volved. The price that must be paid is a more complex structure with an higher number
of switches but that may have a crucial role in terms of capacitor size reduction and
passive components life expectancy.
8.2.2 DC sources dynamic model
Now that the order of the capacitor size is defined, some considerations can be made on
on the PI tuning. The link between the PI parameters and the step response has to be
found in order to correctly model the DC source. In figure 8.24 the transfer function
block diagram for the current generator loop was presented. The expression in open loop
including the PI regulator is:
Gdc−model = K · 1 + sT
sT
· 1
sC
(8.16)
and the expression in closed loop becomes:
Gdc−model−clo =
K
1 + sTC
s2TC
1 +K
1 + sTC
s2TC
(8.17)
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Figure 8.25: Classical configuration with HF insulating transformer.
Figure 8.26: DC active power filter proposed in [29] plus HF transformer.
Figure 8.27: Active power filter proposed in [30].
Figure 8.28: Active power filter proposed in [30].
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Figure 8.29: Step response with K = 2 and variable T .
whereK is the PI proportional term, T is the PI time constant, C is the total capacitance
(sum of upper and lower). The time response applying an unitary step to the voltage
reference is found with the Laplace anti-transform:
f = L−1
(
Gdc−model−clo · 1
s
)
= 1− e−K·t2
(
cosh
(
t ·
√
CTK2
4 −K√
CT
)
−
−
(
K · sinh
(
t ·
√
CTK2
4 −K√
CT
)
·
√
CT
2 ·
√
CTK2
4 −K
))
.
(8.18)
The proportional gain is inversely related to the time constant of the power regulation,
where τ = 2K . If the power regulation is related to a mechanical process, this time
constant will be low; τ = 1 [s] and τ = 0.667 [s] for example can be chosen, correspondent
to K = 2 and K = 3. The second parameter to be designed is the time constant T of
the PI, using the capacitance values found in equations 8.10 and 8.12.
Figure 8.29 shows the results obtained for the step response for single-phase DC link and
three-phase DC link. With a lower capacity the overshoot and the settling time using
the same parameters K and T is higher. The characteristic chosen may be different for
the DC links according to the type of power plant used. The case Tsingle = 400 and
Tthree = 7500 is considered in this thesis. The PI parameters are reported in table 8.1.
Since the dynamic for the DC sources is quite slow, the voltage on the capacitors may
decrease during fast power changing. This fact is visible also in the modulation index
that will increase in this case. When the DC source responds the modulation index will
return at the set value.
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single-phase DC Kp 2
Ki 0.005
Three-phase DC
Kp 2
Ki 0.0004
Table 8.1: PI parameters of the DC sources models.
8.2.3 Balancing issues
It is well known that the NPC topology suffer of DC voltage unbalancing problems.
While the sum of the voltages of the capacitors is controlled by the external source
(current generator loops) nothing guarantees the equal distribution of voltages between
each component. This cause asymmetries on the voltage output in AC side and leads
to unstable operation. According to [28] the different voltage values can also lead to
premature failure of the switching devices and the THD of the output current increases
because low-order harmonics appear and become dominant. In figures 8.13 and 8.18 the
waveform of the neutral current is depicted. This current as already explained appears
when the zero state is applied and this current affects the voltage balance of the capa-
citors. A simple example is given in figure 8.30 that is valid for three-phase converters.
The switching modulation scheme in this case is space vector modulation; the small vec-
tors have influence on vz. Normally the neutral current has a null average value and
therefore the balancing problem shouldn’t be solved looking at one fundamental period
(an unbalance waveform expected with harmonics around the switching frequency with
zero average value). According to [2] the neutral point voltage deviations may depend
on many factors in addition to the influence of the small and medium voltage vectors
including: unbalanced DC capacitor size due to manufacturing tolerances, inconsistency
in switching devices characteristics and unbalanced three-phase operation. Therefore the
capacitor balancing of each converter must be controlled. An example of unbalanced con-
dition is shown in figures 8.31, 8.32, 8.33, 8.34. The capacity values used are the ones
expressed in 8.10 and 8.12. In figure 8.31 the voltage unbalance is depicted, calculated
as a difference between Vupper and Vlower. Due to the big value of the DC capacity the
unbalance for the single-phase converters remains limited in amplitude. The frequency
that appears in the DC unbalance for the single-phase converters is the switching fre-
quency and there is also the sum of two opposite waves with the fundamental frequency
according to the results obtained in 8.16 for the neutral current. With this value of ca-
pacity the average unbalance remains limited to 5 [V ], but as discussed before this value
can increase dramatically if the capacitor size is reduced.
In the three-phase DC link the result is unacceptable. The unbalance has peaks of
200 [V ] with a DC average voltage of 700 [V ]. The frequency that appears in the unbal-
ance waveform is the switching frequency, according to 8.21. When the current injected
by the inverter grows, the unbalance becomes higher and after t = 0.08 [s] the converter
has an unstable operation as shown in figures 8.34 and 8.32. Therefore a balancing tech-
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Figure 8.30: SVM effect on the neutral point voltage [2].
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Figure 8.32: Control signals in the unbalanced operation.
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Figure 8.33: DC link voltage of the single-phase converter A in unbalanced operation.
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Figure 8.34: DC link voltage of the three-phase converters in unbalanced operation.
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nique for all the DC buses must be implemented. From figures 8.33 and 8.34 it is possible
to validate the capacity values obtained setting the ripple to 10% in the operation with
a current lower than the maximum one.
Many techniques have been proposed in literature to deal with the unbalance operational
behaviour. Some techniques use a modified switching pattern in order to use the states
resonances to control the voltage sharing between the capacitors. Other techniques use
an additional external circuit with additional switches and components to control the
voltage balance. Obviously a balancing algorithm without adding other components to
the topology is desirable, however the modified switching pattern must be studied care-
fully to obtain a low impact on the THD and harmonic content of the output waveform.
Many articles are focused on the three-phase converter balancing system using an SVM
modulation where the dwelling time of the redundant vectors is changed in order to
keep the neutral point voltage control. In the studied topology the adopted modulation
scheme is carrier based in order to apply interleaving between the converters.
In [32] a really suitable balancing method is proposed. This technique is based on
voltage injection for single phase three-level converters when the carrier based modula-
tion is used. This paper firstly explains that when an unbalance occurs, the carrier based
PWM algorithm is powerless. The used converter model is presented in figure 8.35 and
four general cases are depicted in figure 8.36. Two vectors are defined as "redundant" if
applying one or the other nothing changes from the point of view of the voltage applied
to the load. The redundant vectors that have influence on the neutral point voltage are:
(1, 0) and (0,−1) when ua > 0; (0, 1) and (−1, 0) when ua < 0. In a switching period Ts
the duty time of redundant states may be calculated as:{
T(1 0) = (1 + ub)Ts
T(0 −1) = (1− ua)Ts
(8.19)
where ua = −ub because of the modulation strategy. The voltage unbalance is computed
as:
udiff (t+ Ts) = udiff (t) +
is
C
[d(1,0) + d(−1,0) − d(0,1) − d(0,−1)]Ts (8.20)
where d represents the duty ratio of each combination and is is the AC current. As ex-
plained in [32], the voltage unbalance substituting equation 8.20 in 8.19 can be obtained:
∆udiff =
1
C
· (T(1,0) − T(0,−1))is = 0. (8.21)
This equation is obtained for each of the four cases presented in 8.36 and therefore when
an unbalance phenomenon occurs the algorithm is powerless. This fact can be easily
validated if different initial pre-charge voltages on the capacitors are supposed. In figure
8.37 an initial unbalance of +65 [V ] is used in the single-phase converter A. As shown,
this initial offset remains unchanged and the unbalance develops in the same way of the
other single-phase converters.
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Figure 8.35: Single-phase converter model used in [32].
Figure 8.36: Unipolar three-levels CBPWM shown in [32] for different reference signal
states.
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Figure 8.37: DC voltage unbalance with different pre-charge voltage in single-phase con-
verter A.
Figure 8.38: CBPWM-OVI with ua < 0.5 [32].
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8.2.4 Single-phase balancing system
The balancing circuit for the single-phase converter is the one described in [32]. In this
paper two methods of voltage injection are proposed: the former is the CBPWM-OVI
(output voltage injection) and the latter is CBPWM-MOVI (maximum OVI), where the
offset voltage is maximized. The OVI method has been chosen for this study because it
guarantee an harmonic content of the line current centred around 2·fs in comparison with
the MOVI strategy that introduces harmonics around the switching frequency. The price
to pay is a response slower than MOVI and an higher number of switching commutations
each period.
In figure 8.37 the CBPWM-OVI strategy is depicted: in the first period the offset voltage
vz is positive while in the second period negative. Because of the offset the redundant
vectors time is changed: {
T(1 0) = (ua + uz)Ts
T(0 −1) = −(ub + uz)Ts
(8.22)
and therefore with a good choice of the offset the neutral unbalance may be adjusted. In
[32] the voltage unbalance follows the law:
udiff · dudiff
dt
≤ 0 (8.23)
in order to achieve a reduction. Two solutions to compute the offset voltage are proposed
in [32]:
uz = −sgn(udiff · sgn(is) · sgn(ua)k|udiff | · (1− |ua|))
Udc
(8.24)
uz =
−sgn(is) · sgn(ua) · k · udiff · (1− |ua|)
Udc
(8.25)
where k is a coefficient greater than zero and Vdc is the total DC voltage on the DC
bus. Equation 8.25 has been chosen because of the linear dependence on the voltage
unbalance that makes the balancing action stronger when the voltage difference is high.
To keep the regulator in the linear modulation region uZ has been limited to:
uz =
{
uz if |uz| < |uZL
uZL if |uz| ≥ |uZL,
(8.26)
where:
|uZL| =
{
|ua| if |ua| ≤ |0.5
1− |ua| if |ua| > 0.5.
(8.27)
Another condition on uz has also been implemented as suggested in [32] in order to limit
the maximum voltage step, based on the comparison between the previous and the run-
ning ua. The algorithm has been implemented through Matlab R© functions, as shown in
figure 8.39.
In figure 8.40 an initial unbalance equal to udiff = +65 [V ] is set in the DC link of
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Figure 8.39: Balancing circuit implementation.
the converter A. As it can be noticed the unbalance is deleted at t = 15 [ms] thanks
to the balancing algorithm. In figure 8.41 and 8.42 the same simulation presented in
section 8.2.3 is run with the single-phase balancing algorithms. The total DC ripple is
reduced using the balancing circuit and also the oscillations in the unbalancing waveform
with high frequency result reduced in comparison with figure 8.31. The coefficient k in
the balancing algorithm has been set to k = 100. The higher k the faster response is
obtained. However a certain limit from the offset voltage saturation must be ensured to
keep the regulator in the linear modulation region.
In figure 8.43 the output voltage of the single-phase converter with the balancing oper-
ation is shown. The DC voltage ripple affects the waveform but the balancing algorithm
has low impact on the frequency spectrum (also because the capacitors are big) as shown
in figure 8.44. An important observation that is worth to be discussed is the influence of
the single-phase balancing system on the three-phase unbalance waveform in comparison
with the operation in figure 8.31. When the inverters are used a zero sequence voltage is
always present due to the modulation scheme and because of the closed path also a zero
sequence current is generated and limited by the zero sequence blocking transformers.
An interesting aspect is to understand if the proposed balancing system for the single-
phase converters affects the zero sequence voltage, since one method to balance the DC
capacitors of the three-phase converters could rely to zero sequence voltage or current
injection. As shown in figure 8.45, the zero sequence voltage impressed by the single-
phase converters with or without balancing strategy is approximatively equal when the
unbalance is kept low since only a slight difference is present. In figure 8.46 when the
unbalance is high the waveforms are different, while when the unbalance is removed the
waveforms coincide as visible in figure 8.40. Therefore the zero sequence voltage can be
assumed to be independent from the capacitor balance state in the hypothesis of small
unbalance and some methods based on the zero sequence can be tried in order to keep
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Figure 8.40: Result waveform with an initial unbalance set to +65 [V ].
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Figure 8.41: DC ripple with balanced single-phase converters.
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Figure 8.43: Single-phase output phase to phase voltage with balancing algorithm.
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Figure 8.44: FFT analysis of the single-phase output voltage with active balancing.
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Figure 8.45: Zero sequence voltage introduced by single-phase converters with initially
balanced capacitors.
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Figure 8.46: Zero sequence voltage introduced by single-phase converters with initial
unbalance +65 [V ] on the DC link of one converter.
the three-phase DC link balanced.
8.2.5 Three-phase balancing system
The biggest problem to be solved is the one related to the three-phase balance. Because of
the small capacity used, the balance system has to be fast enough to guarantee the good
operation of the control system. In fact one solution that seems to be potentially suitable
for this application could be the one proposed in [33]: an interesting analogy is reported
there between the SVM and CBPWM modulation strategies and the balancing circuit is
built computing each instant a zero voltage vector that should be added to the reference
systems. This method would work if only one converter would be connected to the DC
capacitors. Since the three-phase converters share the same DC link, the operation of one
converter interferes with the balancing circuit used in the other. Moreover a zero current
circulation path is present and the single-phase converters introduce a zero sequence
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Figure 8.47: Parallel configuration of three-level NPC converters [34].
voltage and the implementation of this method is not simple.
Neglecting the single-phase converters, the topology is similar to the one presented
in figure 8.47 where two three-phase three-level converters are connected in parallel.
The difference is that the converters apply voltage phasors in phase opposition and the
voltage sources that model the grid are connected in series in the studied topology. In
[34] another algorithm based on the zero sequence voltage injection where also the zero
sequence current is controlled is presented. However this scheme in the studied topology
should take into account the zero sequence voltage applied by the single-phase converters,
centred around 2 · fswitching and this high frequency voltage would saturate the PI of the
proposed scheme.
Because of this reasons it seems easier to use an external balancing circuit, keeping the
possibility to control the zero sequence current using a zero sequence voltage injection.
An interesting solution is proposed by [35] for parallel configurations, where the voltage
balancing is obtained through a resonant RLC circuit. In this paper the author explains
that when a voltage unbalance occurs the output voltage waveform change his harmonic
spectrum because the switching frequency appears while normally it should be deleted
because of the unipolar operation, seen as interleaving. This solution can be applied here
because of the analogy with a pure parallel circuit, shown in figure 8.47.
The circuit proposed in [35] and the schematic explanation of the harmonic spectrum
is reported in figure 8.48; it uses a modified PWM scheme in order to let the switching
frequency appears in the output voltage if an unbalance occurs. The RLC circuit is used
as a filter tuned on this frequency providing the balancing effect.
In figure 8.49 the voltage difference between the same phases of two converters is de-
picted when the balancing of the DC bus is not controlled. According to [35] a component
with the switching frequency appears as shown in figure 8.50. This component is the one
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Figure 8.48: Balancing circuit proposed in [35].
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Figure 8.49: Voltage difference between the same phases of the three-phase converters
ubal in figure 8.48.
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Figure 8.50: FFT analysis of the waveform shown in 8.49.
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Figure 8.51: Unbalance waveform
without balancing circuits and with an
initial balanced state.
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Figure 8.52: Unbalance waveform
without balancing circuits and with an
initial unbalanced state V = +100 [V ].
0 0.05 0.1 0.15 0.2 0.25 0.3 0.35 0.4
−10
0
10
20
30
Time [s]
M
on
o−
ph
as
e 
un
ba
la
nc
e 
[V
] Mono phase unbalance waveform
0 0.05 0.1 0.15 0.2 0.25 0.3 0.35 0.4
−10
0
10
20
30
Time [s]
M
on
o−
ph
as
e 
un
ba
la
nc
e 
[V
] Mono phase unbalance waveform
0 0.05 0.1 0.15 0.2 0.25 0.3 0.35 0.4
−10
0
10
20
30
Time [s]
M
on
o−
ph
as
e 
un
ba
la
nc
e 
[V
] Mono phase unbalance waveform
0 0.05 0.1 0.15 0.2 0.25 0.3 0.35 0.4
−200
−100
0
100
Time [s]
Th
re
e−
ph
as
e 
un
ba
la
nc
e 
[V
] Three phase unbalance waveform
Figure 8.53: Unbalance waveform
without balancing circuits and with an
initial unbalanced state V = −100 [V ].
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Figure 8.54: Unbalance waveform with
single-phase balancing circuits and with
an initial balanced state.
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that should be used for balancing proposals with the RLC circuit. The other frequencies,
centred around the fundamental and twice the switching frequency, only contribute to
increment the losses and therefore they should be eliminated.
An initial consideration on the single-phase and three-phase balancing systems interac-
tion must be done. In figures 8.51, 8.52, 8.53 the unbalance waveforms are depicted
for all the DC buses without any implemented balancing system. The operating con-
ditions for these simulations are: Pm = 0.6 [MW ], Pt = 1 [MW ], Ptot = 5.6 [MW ],
V dcsingle = 1270 [V ], V dcthree = 764 [V ]. Analyzing these simulations the single-phase
unbalance is clearly affected by the three-phase unbalance. The result is that the system
normally seems to provide a little compensation of the three-phase unbalance, even if
this compensation is slow, dependent on the power value and with a big overshoot. The
three-phase unbalance leads to the single-phase unbalance that remains limited because
of the big capacity used to suppress the low frequency harmonic. As proposed in the
previous chapter an interesting solution would be to implement some methods to achieve
the ripple reduction in order to reduce the DC capacitor size. With reduced capacitors
the unbalance waveform would result increased in amplitude and the balancing algorithm
would work in an harsher condition.
In figure 8.54 the single-phase balancing systems work. As discussed before these balan-
cing algorithms help the three-phase balancing even if the result must be improved.
The parameters that have to be chosen are the resistance, the inductance and the capa-
citance of the series resonant circuit with the constraint of the resonant frequency. The
equations are:
fresonant =
1
2pi · √Lb · Cb = fswitching (8.28)
ρ =
√
Lb
Cb
(8.29)
where Lb,Cb are the inductor and the capacitor of the balancing circuit and ρ is the
circuit characteristic impedance. According to [35] the resistance and the characteristic
impedance affect the system bandwidth and therefore the circuit selectivity: in a solution
with wider bandwidth the variation of the balancing parameters has a lower impact on
the balancing capability. In [35] a decrease in ρ has little impact on the speed of the
balancing process but cause an increasing in the currents that flow into the RLC circuit;
for a bigger ρ the balancing process occurs with higher voltages on the inductor and the
capacitor.
Another factor that should be considered is the possibility to use three resonant circuits,
one connected to each phase: while the losses in this solution are increased by a factor
3, the obtained overall circuit is equilibrated and every arm contributes to the capacitor
balancing action.
In figures 8.55 and 8.56 only one RLC arm is used, while in figures 8.57 and 8.58 a
three-phase balancing circuit is used. The values of the resonant circuit have been fixed
to: R = 1 [Ω], ρ = 1. As expected the balancing response with a three-phase circuit is
better than the single-phase solution even if the losses are tripled.
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Figure 8.55: Unbalance waveform.
0 0.05 0.1 0.15 0.2 0.25 0.3 0.35 0.4
−140
−120
−100
−80
−60
−40
−20
0
20
40
60
Time [s]
Th
re
e−
ph
as
e 
un
ba
la
nc
e 
[V
]
Unbalance waveform with 1 RLC, ρ=1, R=1, initially unbalanced
Figure 8.56: Unbalance waveform.
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Figure 8.57: Unbalance waveform.
0 0.05 0.1 0.15 0.2 0.25 0.3 0.35 0.4
−140
−120
−100
−80
−60
−40
−20
0
20
40
60
Time [s]
Th
re
e−
ph
as
e 
un
ba
la
nc
e 
[V
]
Unbalance waveform with 3 RLC, ρ=1, R=1, initially unbalanced
Figure 8.58: Unbalance waveform.
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Figure 8.59: FFT analysis of the balancing voltage with the RLC filter.
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Figure 8.60: Bode’s diagrams with R = 1 [Ω] and ρ = [1, 10, 100].
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ρ [] f [kHz] R [Ω] L [mH] C [µF ] Bandwith[Hz]
1 15 1 0.106 106 1500
10 15 1 1.06 10.6 150
100 15 1 10.6 1.06 15
Table 8.2: Used parameters in per unit system.
In figure 8.59 the harmonic spectrum of the balancing waveform is depicted: the switch-
ing frequency harmonic is reduced because of the resonant impedance.
In figure 8.60 the Bode’s diagrams of the resonant impedance are depicted for a constant
resistance R = 1 [Ω] and ρ = [1, 10, 100]. Clearly with low values of ρ the bandwidth
is higher and the circuit is less selective, while with higher ρ the opposite situation is
obtained. The parameters have to be optimally chosen because while a lower selectivity
is desirable also to reduce the harmonics around the switching frequency, the impedance
at 2 · fsw becomes low and higher currents and power losses are obtained. On the other
side with an high selectivity a low current is obtained whit a performance nearer to the
the one without balancing circuit. The used parameters in each case are reported in
table 8.2.
In figures 8.61,8.68 the simulation results are depicted using the same global parameters
relatively to the control system and the power delivered. In figures 8.61 and 8.62 the
situation without balancing control and with only a single-phase balancing control are
depicted respectively. Figures 8.63, 8.65, 8.67 show the three-phase DC unbalance wave-
form with different ρ, while on the right side in figures 8.64, 8.66, 8.68 the respective
current and powers (related to only one arm) are represented. Since the power is due to
multiple frequencies, the numerical integration has been used:
P =
1
T
∫ T
0
R · i(t)2dt. (8.30)
This equation computes an average power that can be used for the components sizing;
obviously if an high initial unbalance is present, the currents will be higher and the av-
erage power should be computed with shorter time steps. Another important parameter
that is worth to be considered during the components design is the reached maximum
voltage:
Vpeak =
Imax
ω · C = Imax · ωL. (8.31)
It can be considered that the current depicted in figures 8.64, 8.66, 8.68 has only a
component at the switching frequency as a simple hypothesis. The result is therefore
represented in table 8.3. Looking at the simulation results the best response is obtained
with ρ = 1, but the current that circulates in the RLC resonant circuit is high as the
power losses. This means higher requirements for the cooling system of the RLC circuit
and lower efficiency.
In [35] a solution with a transformer is proposed in order to delete the fundamental
frequency current. This transformer introduces a phase shift of 180◦ in the output voltage
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Figure 8.61: Unbalance waveform.
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Figure 8.62: Unbalance waveform.
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Figure 8.63: Unbalance waveform.
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Figure 8.64: Balancing current.
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Figure 8.65: Unbalance waveform.
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Figure 8.66: Balancing current.
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Figure 8.67: Unbalance waveform.
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Figure 8.68: Balancing current.
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ρ [] R [Ω] Imax[A] Vmax[V ] Ploss [W ]
1 1 170 106 5745 · 3 = 17235
10 1 25 250 87.75 · 3 = 263
100 1 3 300 1.04 · 3 = 3.12
Table 8.3: Currents voltages and power losses of the RLC circuit.
of one converter and therefore the fundamental waves are in phase and does not affect
the RLC filter behaviour; the disadvantage of using the coupled inductors is the influence
of the dispersion flux on the RLC impedance that must be carefully taken into account:
the inductance of the resonant RLC is low (100 [mH] with ρ = 1) and therefore the
transformer should be designed with an high coupling factor and relatively low mutual
inductance, that cause an increase of the shunt current. Since the power loss value is
acceptable compared to the global power rating and because of the discussed problems,
the chosen configuration is the one without transformer. It must be noticed that with
this method the current that flows through the RLC circuit is related to the voltage
applied (combination of modulation index and DC voltage of the three-phase converter).
The parameters that should be used in this case are:
• ρ = 3, compromise between the previous results (impedance related to logarithmic
scale);
• R = 1 [Ω], with R < 2 ·ρ that according to [35] guarantees the oscillatory operation
of the balancing circuit;
• fresonant = 1500 [Hz]
• three-phase RLC, that guarantees the system symmetry.
With these parameters, the simulation results are depicted in figures 8.69,8.72. The power
losses are 3 · 902.6 = 2.708 [kW ], the RLC parameters are R = 1 [Ω], L = 318.3 [µH],
C = 35.37 [µF ] and the maximum voltage is Imax·2·pi·fsw ·L = 70·2·pi·1500·318.3·10−6 =
210 [V ].
In figure 8.73 the currents that appear in the three-phase resonant circuit are depicted;
many frequencies appears around 60, 1500, 3000 [Hz]. Figure 8.74 shows the capacitor
voltage on the three-phase DC link. The choice of the capacity is justified by the total
voltage ripple, around 10%.
In figure 8.75 the controls signals are represented: the modulation index for the three-
phase converter has a certain margin from 1 in order to avoid the unbalanced phenomena
found in figure 8.32. An interesting observation is to notice that in the graph of Iqreference
the quadrature current measured has some spikes, related to the operation with the single-
phase balancing circuits.
The presented solution is suitable when the voltage of the three-phase DC link is low
(V dc = 765 [V ]). Considering an higher voltage the set of used parameters should be
closer to the case ρ = 1, depending if it is more important to reduce the power losses or
the voltage unbalances.
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Figure 8.69: Unbalance waveform.
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Figure 8.70: Balancing current.
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Figure 8.71: Unbalance waveform.
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Figure 8.72: Balancing current.
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Figure 8.73: Zoom of the balancing currents.
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Figure 8.74: DC capacitors voltage of the three-phase converter.
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Figure 8.75: Three-phase modulation index, control signals Id and Iq.
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Figure 8.76: Single-phase converter DC
available power and adsorbed power.
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Figure 8.77: Three-phase converter DC
available power and adsorbed power.
8.3 Variable sources
An interesting test could be to evaluate the control response when a general input vari-
able source is applied. From the discussion made in the previous chapters, the source
controls have the role to control the voltage on the series of the two capacitors; another
consideration is that the voltage reference that the source should follow is variable and
dependent on the results of the optimization, as explained in 8.1.1. The main reason was
related to the output waveform: with low modulation indexes implementing a carrier
based modulation the NPC converter is not efficiently used and the output harmonics
become high (filter impedance must be increased). The lower voltage limit is fixed to
V dclow = 500 in order to keep a certain margin from the voltage reversion on the capa-
citor that may occur approaching 0 [V ]: if the capacitors are electrolytic this phenomena
causes the failure of the component with possibility of explosions because of the high
energy released by electrochemical reduction. Some hypothesis on the sources have to
be made: in this thesis it has been considered that the voltage regulation occurs with a
known time constant, settling time and overshoot according to chapter 8.2.2. The power
that each source is able to deliver is known from measurements on the environment (like
wind speed or solar irradiation or other factors). This power signal is now considered
to be stochastic for the single-phase and three-phase converters. This is obviously de-
pendent on the considered system, but in order to run a simulation with reasonable
computational time a variation of 0.5[MW/s] is considered possible while theoretically
it would be too high for rotating systems with an high inertia. The available power
spectrum considered is depicted in figures 8.76 and 8.77. The three single-phase sources
are considered to have: the same power available, a sampling time of 1 second and a
signal noise-free.
In this simulation the capacitors value is the same of the previous chapter while the
bandwidth of the Id and Iq loops has been decreased to 750[rad/sec] in order to avoid
possible unstable operations considering that the voltage balancing operation is due to
the DC source. The sampling time has been fixed to 1e−5[sec] (lower than the one used
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Figure 8.78: Control signals: three-phase modulation index, Id and Iq.
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Figure 8.79: Active and reactive powers delivered to the grid.
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Figure 8.80: Voltage THD after filter.
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Figure 8.81: Grid-side current THD.
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Figure 8.82: Unbalance waveform of the single and three-phase DC buses.
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Figure 8.83: Single-phase converter DC
upper and lower capacitor voltage.
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Figure 8.84: Three-phase converter DC
upper and lower capacitor voltage.
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with the previous simulations) in order to reduce computational costs and simulation
time. In figure 8.76 and 8.77 the available powers and the adsorbed powers are depicted.
There is a slight gap between these values; this is due to the power losses associated to
the harmonics that have not been considered in the optimizer algorithm. These power
losses are higher when only one converter is operating (three-phase). To keep into ac-
count these losses the power reference must be decreased, otherwise the capacitor voltage
will decrease even if the DC source is delivering the maximum power. In this first simu-
lation a coefficient 0.96 has been used to keep into account these additional losses. The
disadvantage is a reduction of the efficiency when the THD becomes low (and the power
associated to the harmonics becomes high). A better solution could be to use a PI that
decrease the power reference: even if the loop is non-linear, this regulator only contrib-
utes with a low percentage (< 5% for example) and therefore the loop stability shouldn’t
affect the operation of the converter. In figure 8.78 the three-phase modulation index,
Id and Iq reference are depicted. Figure 8.79 shows the total active and reactive power
delivered to the grid. Figure 8.80 shows the voltage THD measured after the filter imped-
ance: apart from the initial transient, it is visible that when the power produced by the
three-phase converter is low in comparison with the one produced by the single-phases
converters the THD becomes high. This is obtained because the converters are working
far from the optimal condition introduced in chapter 7. The current THD waveform in
figure 8.81 has the same shape.
In figure 8.82 the balancing waveforms are depicted: the single-phase DC links remain
well balanced as the three-phase. A small unbalance is shown when the power produced
by the three-phase source is low: in fact in this case the output voltage is also low and
therefore the balancing algorithm is weaker.
In figures 8.83 and 8.84 the DC voltages for single and three-phase sources are depicted:
the reference value changes according to the output voltage that the converter has to
apply in order to keep the modulation index high. The lower value of 500 [V ] is reached
by the three-phase converter when the power produced is low. Finally the conversion ef-
ficiency is depicted, calculated as the ratio between the global power delivered to the grid
and the power that all the DC sources are able to deliver. Thus this efficiency considers
all the resistive elements and the used coefficient to take into account the reductive effect
due to the harmonics power losses, but it neglects the power electronic losses.
The introduction of a reduction coefficient is a method that works but introduces limit-
ations on the efficiency, especially when both the converters are operating and the THD
is low. A more precise solution is obtained measuring in each instant the power losses
associated to the harmonics different from the fundamental; this process requires a more
complex measuring system but the efficiency would be higher. The losses due to the
harmonics when the current and voltage harmonics are known are:
Pharm = 3 ·Rpu · Zbase ·
∞∑
n=2
I2n (8.32)
where In is the nth harmonic. If this calculation is executed in the grid side, the zero
sequence losses should be taken into account because there is no zero sequence current
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in the DC side with the adopted network model:
Pzero = 3 · (2 ·RZSBT +R0) · I20 = 3 · (2 ·RZSBT +R0) ·
∞∑
n=3,9,15...
I2n (8.33)
where R0 is the zero sequence resistance offered by the transformer and RZSBT the
resistance offered by the zero sequence blocking transformer. The last contribute that
must be considered is due to the harmonic injection into the line:
Pline = 3 ·
∞∑
n=2
Vn · In · cos(φn) (8.34)
where Vn and In are the measured phase to ground voltage harmonics and current har-
monics and φn is the nth power factor. Additional losses should be considered because
high frequency harmonics introduce losses into the magnetic elements with an iron core
as the power transformer and the ZSBTs. Because of the complexity of the measurements
an easier choice is to use the method based on the adjustment of the power reference
value already presented. The control variable is the DC capacitor voltage: if this voltage
is decreasing in comparison with the reference value, the power coefficient should be de-
creased and vice-versa. Since the delay of the source has been modelled, these regulators
help the capacitor voltage regulation, reducing the power reference when the capacitor
should be charged. The chosen controller is a simple proportional with limited output in
the range (+0.01% −0.05%). As already explained the variation of the power is kept low
because the power reference result by the optimizer is near to the right one, neglecting
the harmonic and balancing losses and therefore the system stability is not compromised
by the action of this regulator (the transfer function would be difficult to be studied).
In figures 8.86 and 8.87 the modulation indexes are depicted for the simulation with con-
stant reduction coefficient and with regulated reduction coefficient. From the plots the
PI regulation helps the voltage regulation action controlled by the source. The efficiency
is also affected as shown in figures 8.88 and 8.89; the conversion efficiency considers the
resistive losses in the transformer, ZSBTs and filter impedance neglecting the power elec-
tronic losses; the real efficiency keep into account the ratio between the power delivered
and the deliverable power, known from envirormental measurements. Because of the
capacitive storage the real efficiency could be higher than the conversion efficiency.
In figures 8.90 and 8.91 the power reduction coefficients are depicted: as shown the
single-phase controller saturates to the lower limit since a simple proportional has been
used. The PI should be tuned when the typical power production curve of the DC sources
is known. Setting the integral part and the output limits of this regulator the converter
operation can be optimized.
8.4 Power electronics efficiency estimation
It is interesting to evaluate the conversion efficiency due to the power electronics conver-
sion. In order to compute this efficiency through the simulations the PWM block must
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Figure 8.86: Modulation indexes with
power reduction coefficient.
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Figure 8.87: Modulation indexes with
controlled power reduction.
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Figure 8.88: Efficiency with power re-
duction coefficient.
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Figure 8.89: Efficiency with controlled
power reduction.
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Figure 8.90: Three-phase power reduc-
tion coefficient with the PI controller.
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Figure 8.92: Current direction in one leg of three-level converter.
be modified because the IGBT block fails the switch-on operation of the converter (this
will be part of the future work to be developed). The solution is therefore to compute
analytically the converters losses knowing that this result won’t be far from the real
one. In [36] an analytical method is proposed to compute the efficiency of two-levels and
three-levels NPC converters that is useful in the studied case. The forward voltage Vf of
each switch is:
Vf = Vf0 + rf · i (8.35)
where Vf0 is the collector-emitter voltage, rf is the conduction resistance and i is the
current that flows through the device. The losses are computed as:
Pc = Vf · Iavg + rf · I2rms1 (8.36)
where Iavg and Irms are the average and RMS currents flowing through the device.
In figure 8.92 the current path is shown in one leg of the three-level NPC converter;
as explained in [36] with some considerations on the duty cycles of the switches the
expressions of average and RMS current for each IGBT and diode are computed and
here reported:
ITa1,avg = ITa4,avg =
M · Im
4pi
[(pi − θ) cos θ + sin θ] (8.37)
ITa2,avg = ITa3,avg =
Im
4pi
[4 + θ ·M · cos θ −M sin θ] (8.38)
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Switch Iavg [A] Irms2 [A2]
T1, T4 556.8 1.336 · 106
T2, T3 900 2 · 106
D1, D2, D3, D4 0.35 266
Daz1, Daz2 343 663 · 103
Table 8.4: Devices currents.
Parameter V alue Unit
VCE,igbt 1.6 [V ]
RCE,igbt 0.555 [mΩ]
Eon+off,igbt 1.5 [J ]
VCE,diode 1.2 [V ]
RCE,diode 0.42 [mΩ]
Table 8.5: Data-sheet parameters.
I2Ta1,rms = I
2
Ta4,rms =
M · Im2
12pi
[3 + 4 cos θ + cos(2θ)] (8.39)
I2Ta2,rms = I
2
Ta3,rms =
Im2
12pi
[3(pi −M) + 4M cos θ −M cos(2θ)] (8.40)
IDa1,avg = IDa2,avg = IDa3,avg = IDa4,avg =
M · Im
4pi
[θ · cos θ − sin θ] (8.41)
I2Da1,rms = I
2
Da2,rms = I
2
Da3,rms = I
2
Da4,rms =
M · Im2
4pi
[3− 4 cos θ + cos(2θ)] (8.42)
IDaz1,avg = IDaz2,avg =
Im
pi
− M · Im
4pi
[(pi − 2θ) cos θ + 2 sin θ] (8.43)
I2Daz1,rms = I
2
Daz2,rms =
Im2
12pi
[3pi − 6M − 2M cos(2θ)] (8.44)
whereM is the modulation index, Im is the peak current, θ is the power factor. Assuming
a constant M = 0.8 and φ = 0.18 [rad] near to the condition cosφ = 1 an estimation
the converters efficiency is possible. The first condition that is worth to be considered is
the maximum power point, where the converters should present the highest power losses.
The current that flows trough the devices is Im =
√
2 · 2000 = 2828 [A]. The average
and RMS currents in the switches are reported in table 8.4.
To estimate the converter efficiency the devices must be chosen in order to extract the
needed data from the data-sheet. The components that have been selected are the IGBT
FZ3600R17KE3B2 and the diodes FD5000AV −100DA. The data-sheets can be found
in [37, 38] respectively. The parameters reported in 8.5 are found considering Im =
2828 [A] and a low junction temperature (25◦ C). The devices losses are represented in
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Device Powerlosses Unit
T1, T4 1.63 [kW ]
T2, T3 2.55 [kW ]
D1...D4 0.53 [W ]
Daz1, Daz2 690 [W ]
Table 8.6: Devices losses.
8.6.
The total power losses due to conduction in each leg are:
Pcond = 2 · PT1 + 2 · PT2 + 4 · PD1 = 9.74 [kW ]. (8.45)
The total power losses due to the switching operation in the hypothesis of equal sharing
between the devices are:
Psw = f · Eon+off · 4 = 9 [kW ] (8.46)
Considering that globally the converter is built with twelve legs, the total power losses
are:
Ptot = 12 · (Pcond + Psw) = 12 · (9 + 9.74) = 224.88 [kW ]. (8.47)
This power value is important because it is the reference value that should be used to
design the converters cooling system since it is also the maximum value that can be
obtained with these parameters. The efficiency approximating the delivered power to
7 [MW ] is:
ηconverter =
7000
7000 + 224.88
= 96.89%. (8.48)
In figures 8.88 and 8.89 the conversion efficiency and real efficiency were depicted consid-
ering the switches to be ideal. The conversion efficiency was approximatively η = 0.97
and therefore a rough estimation could consider ηconverter to be constant and an overall
efficiency of ηtot = η · ηconverter = 0.94. These results have been computed starting from
the initial over-estimation of the parameters of the magnetic elements (filter, transformer
and ZSBTs) and therefore it must also be validated with the effective component sizing.
Practically this efficiency estimation is a lower under-estimated limit since the effective
resistances will be lower than the ones used in the simulation and also an high switching
frequency has been chosen.

Chapter 9
Magnetic components sizing
9.1 Power transformer
9.1.1 Design
In this chapter some consideration on the power transformer design are made. Since the
zero sequence impedance of the transformer depends on how it is built and especially
on the external tank, a simplified design of the machine is presented in order to study
the positive sequence impedance and to verify if the assumptions made in chapter 4 are
correct or need to be fixed.
As already explained the secondary three-phase winding of the transformer is connected
with wye with accessible neutral configuration, in order to allow the grounding of the
neutral point if the distribution system require it. In this case the zero sequence current
that flows in the primary winding is reported to the secondary since no delta winding
are present. Some considerations are also worth to be done on the power losses of this
transformer and the possibility to build a tertiary winding if the star connection in the
grid side is adopted in order to stabilize the neutral point voltage if single-phase loads
on the grid are present and to avoid the zero sequence current injection in the grid side
[39].
In this thesis the transformer with the parameters depicted in table 9.1 will be considered.
This is obviously an example, these parameters have to be adapted to the studied case and
Parameter V alue Unit
V 1 2000 [V ]
V 2 1000 [V ]
Sn 7 [MVA]
f 60 [Hz]
Connection open− Y n []
Table 9.1: Transformer parameters.
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the design procedure may be the same adopted in this chapter. The first consideration
concerns the voltage level: this topology would work in a better way if the grid side is
at medium voltage level (10 [kV ] for example) decreasing the size of the conductors and
the power losses even if the higher voltage level require more expensive systems. Even if
in this case the transformer ratio is low the solution of using an auto-transformer (with
50% of the total power transferred by the magnetic coupling) is not feasible because the
primary winding must be in an open end configuration and because it would present a
lower inductance. Therefore the electric machine type that have been chosen is an oil
cooled three-phase transformer.
The design starts with the magnetic flux:
Φ = 1.35 · 10−2 ·
√
Sn[kV A]
f
= 0.146 [Wb] (9.1)
The magnetic field in the iron core is fixed to 1.8 [T ]. The iron core section is:
Afe = 1.2 · Φ
B
= 1.2 · 0.146
1.8
' 97333 [mm2] (9.2)
and the voltage induced in each turn is:
Et =
√
2 · pi · f · Φ = 4.44 · 60 · 0.146 = 38.89 [V ]. (9.3)
The number of turns required in the secondary winding is:
N2 =
1000√
3 · Et
=
1000√
3 · 38.89 = 14.86. (9.4)
The selected number of turns is 15 and the updated flux becomes:
Φ =
E′t
4.44 · Φ =
1000√
3 · 15 · 4.44 · 60 = 0.1445 [Wb]. (9.5)
The updated iron section is therefore Afe = 96300 [mm2], the turn-voltage is E′t =
38.49 [V ] and the diameter of the iron core is:
D =
√
4 ·Afe
pi
=
√
4 · 96300
pi
= 350 [mm]. (9.6)
The first designed winding is the low voltage coil that will be internally placed:
I =
Sn√
3 · V 1 =
7000√
3 · 1000 = 4041.5 [A] (9.7)
and using a current density of J = 3.3 [A/mm2] the required copper section is:
Scu2 =
I2
J
=
4041.5
3.3
= 1225 [mm2]. (9.8)
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The "electric load" defined for transformer uses the following expression for an oil cooled
transformer:
k2 =
N2 · I2
h
= (200÷ 250) · 103
√
Φ = 250 · 103 ·
√
0.1445 = 95000 [A/m] (9.9)
where h is the height of the coil that results h = 640 [mm]. A disposition of the con-
ductors in four columns is chosen and therefore each turn has an height ht = 160 [mm]
and an approximated width wt = 1225160 = 7.65 [mm]. The conductor chosen is made of
16 × 2 smaller conductors with rectangular shape 10 × 4 [mm2]. Considering a paper
insulation of 0.2 [mm], the overall size of one turn is 166.4×8.8 [mm2]. The total copper
winding column has a size equal to 678 × 8.8 [mm2] considering also to wound the coil
with conductor transposition.
The single conductor copper section is Scu = 39.14 [mm2] and therefore the total copper
section of one turn is Stot = 16 · 2 · 39.14 = 1252.5 [mm2]. The real current density
obtained is Jreal = ItotStot = 3.23 [
A
mm2
].
Because of the heat exchange the coil is placed 6 [mm] above the iron core, in order to
leave enough space for the oil circulation. An illustration of the winding is reported in
appendix B in figures B.1 and B.2.
The lower voltage coil has been completely defined; the weight and the losses may there-
fore be computed:
Gcu = γpi·Dm·Stot·N2 = 8900pi(350+(6+8.8+3)·2)·1252.5·15·10−9 = 218.1 [kg] (9.10)
considering the specific copper weight to be γ = 8900 [kg/m3]. Since the conductors
are immersed in a magnetic field the current distribution will be non-uniform and with
an empirical formula the increasing coefficient has been estimated kr = 1.2. The total
power loss is therefore:
Pcu =
ρ
γ
· J2 ·Gcu · kr = 2.35 · 3.232 · 218.1 · 1.2 = 6417 [W ] (9.11)
The total resistance of the winding is R1 = Pcu/I2 = 0.393 [mΩ]. To verify thermally the
coil a simplified formula may be used considering that the oil heat exchange coefficient
is αo = 80 [W/m2K]:
θ =
Pcu
α · pi ·Dm · 8 · h · ξ =
6417
pi80 · 415.2 · 8 · 678 · 0.75 · 10−6 = 15.35 [
◦C] (9.12)
where ξ considers the reduced convection surface because of the coil sustaining cardboard.
θ represents the copper-oil temperature gap, that should be less than 20 [K].
The same procedure can be followed for the higher voltage coil. The voltage applied by
the converters with the open end-winding configuration is applied on the entire winding
and therefore it is the same to have a wye connected primary winding. The number of
turns is:
N1 =
V 1√
3 · Es′ =
2000√
3 · 38.49 = 30. (9.13)
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The selected number of turns is 29 because for design reasons it is easier to built a coil
with an odd number of turns. The real voltage is V 1 = Et · N1 = 1933 [V ] and the
current is:
I =
Sn√
3 · V 1 =
7000√
3 · 1933 = 2090.4 [A]. (9.14)
The current density is chosen J = 3.88 [A/mm2], higher than the one used in the inner
coils because the heat exchange is better for the external coil. In these hypothesis the
required copper section becomes Scu = 538.76 [mm2]. This time the conductors are
displaced in three columns because of the simplicity of this pattern; all the six terminals
must be accessible from outside.
The height of each wire turn is ht = 678/10 = 67.8 [mm] and the width is st = 7.95 [mm].
In this case the conductor is chosen to be composed of 8 × 2 rectangular conductors in
parallel with size 8.5× 4[mm]. Considering the same paper insulation, the global size of
one column becomes 712× 8.8[mm2].
The copper section is 33.14 · 16 = 530.24 [mm2] and the real current density is therefore
J = 3.94 [A/mm2].
Regarding the coil positioning, a certain gap must be considered between the low and high
voltage coil; the length of this gap will affect the leakage inductance of the transformer.
Since a filter impedance must be used the higher leakage inductance the lower filter need
to be used. A gap of 15[mm] is considered, enough for thermal exchange purposes. The
distance between the coils is fixed to be 6 [mm], the minimum required for a good thermal
exchange. In appendixes B.1 and B.2 the structure is depicted.
The medium diameter of the high voltage coil is:
Dm = 350 + (6 + 53.2 + 15 + 8.8 + 6 + 8.8/2) · 2 = 536.8 [mm] (9.15)
The copper weight is:
Gcu = γpi ·Dm · Stot ·N2 = 8900pi(536.8) · 530.24 · 29 · 10−9 = 231 [kg] (9.16)
and the power losses considering the same coefficient for the unequal current distribution
are:
Pcu =
ρ
γ
· J2 ·Gcu · kr = 2.35 · 3.882 · 231 · 1.2 = 9806 [W ]. (9.17)
The phase resistance is R = Pcu/I2 = 2.24 [mΩ]. Again the thermal check may be
verified:
θ =
Pcu
α · pi ·Dm · 8 · h · ξ =
9806
pi80 · 536.8 · 6 · 712 · 0.85 · 10−6 = 20 [
◦C] (9.18)
where ξ = 0.85 is bigger than the one used for the inner coil because the outer coil has
one free surface that means an improved thermal exchange. The temperature is equal to
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Figure 9.1: Leakage inductance calculation through FEM software.
the limit of 20 [◦C]. The leakage impedance is evaluated with the following formula:
X = 1.06 · ω · µ0 ·N12 · pi ·Dm
h
·
(
s1
3
+ s2 +
s3
3
)
= 1.06 · 4 · pi · 10−6 · 2 · pi · 60 · 29 · pi · 0.483
0.712
·
(
53.2
3
+ 15 +
38.4
3
)
= 41.02 [mΩ]
(9.19)
To verify this calculated inductance a FEMM axisymmetric model of one transformer
phase can be built. From figure 9.1 the inductance results L = 9.44 · 10−5 [H] and
therefore the impedance is: X = ωL = 2 · pi · 60 = 36.6 [mΩ], similar to the one
theoretically calculated.
The percentage quantities are:
Xcc% = X ·
I1
V 1
= 41.02 · 2090.4
1933
= 4.44 % (9.20)
Rcc% = ·
Pcu
Sn
=
3 · (6.417 + 9.806)
7000
= 0.695 % (9.21)
All the parameters are known now and therefore the dimensions of the magnetic core
and of the external tank may be found.
The distance between two high voltage windings is fixed to 20 [mm]. The external
diameter of each winding is D = 575.2 [mm], therefore the distance between each phase
axis is i = 592.5 [mm]. A distance of 10 [mm] between the coils and the horizontal
yokes is also considered. The height of the central column is hc = 712 + 20 = 732 [mm],
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while the length of the two lateral columns is hl = hc+ 2 · i+ 350 = 2272.4 [mm]. The
total height of the core is htot = 1432 [mm] while the width is lgg = 1540.4 [mm]. The
magnetic core is depicted in appendix B.3.
The total volume and weight of the magnetic core is:
V olfe = 3 ·hc ·Afe + 2 · lgg ·Afe = (3 · 732 · 96300 + 2 · 1540.4 · 96300) · 10−9 = 0.5082 [m3]
(9.22)
Gfe = γfe · V olfe = 7650 · 0.5082 = 3890 [kg] (9.23)
considering the specific iron weight equal to γ = 7650 [kg/m3]. The magnetic field inside
the core was fixed to 1.8 [T ]. Considering grain-oriented steels, the power losses at 60[Hz]
with a lamination thickness of 0.3 [mm] is 1.45 [W/kg] considering 30JGH110 steel with
f = 60 [Hz] and B = 1.8 [T ]. Considering an increasing coefficient due to the material
manufacturing and cutting k = 1.2, the total iron losses are:
Pfe = k · 1.45 ·Gfe = 1.45 · 1.2 · 3890 = 6770 [W ] (9.24)
The total efficiency without considering the effect of the harmonics at the maximum
current is:
η =
Sn
Sn + 3 · (Pcu1 + Pcu2) + Pfe =
7000
7000 + 6.77 + 3 · (9.806 + 6.417) = 0.992. (9.25)
The magnetizing current may be computed since all the informations on the transformer
are known: the last parameter to consider is the thickness of the air gap between the iron
yokes. An equivalent length t = 0.04 [mm] is considered. The required magneto-motive
force for these gaps is:
H · teq = B
µ0
=
1.8
µ0
· 0.04 · 10−3 = 57.3 [A] (9.26)
while the magneto-motive force required to magnetize the iron core is:
Hfe · hl = 120 · 2.272 = 273 [A]. (9.27)
The overall reactive current required to magnetize the core is (with H found in the
material data-sheet):
Iµ =
Hfe · teq + 2 ·H · t
N1
=
273 + 2 · 57.3
29
= 13.37 [A] (9.28)
while the active component can be found:
Ia =
Pfe
3 · E1 =
6770√
3 · 2000 = 1.95 [A]. (9.29)
The total magnetizing current is therefore:
I0 =
√
Ia2 + I2µ =
√
1.952 + 13.372 = 13.51 [A] (9.30)
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Parameter V alue Unit
Rpu 1.3% [p.u.]
Xpu 6% [p.u.]
R0 200 [p.u.]
X0 200 [p.u]
Table 9.2: Transformer parameters used in the simulations.
with I0% = 0.64%. The percentage shunt parameters are therefore:
R0 + jX0 =
E
Ia
+ j · E
Iµ
=
2000√
3 · 1.95 + j
2000√
3 · 13.37 = 592 + j86.36 [Ω] (9.31)
The base impedance calculated in chapter 4 was Zb = 0.1429 [Ω] on the grid side and
Z ′b = 4 · Zb = 4 · 0.1429 = 0.5714 [Ω] on the converter side. It is therefore possible to
compute the p.u. values of Rcc,Xcc,R0, X0 that have been previously estimated.
Rp.u. = Rcc% = 0.695% p.u. (9.32)
Xp.u. = Xcc% = 4.44% p.u. (9.33)
R0p.u. =
R0
Zb
= 1036 p.u. (9.34)
X0p.u. =
X0
Zb
= 151.1 p.u. (9.35)
The parameters used in the simulations are reported in table 9.2. All the parameters
were overestimated, especially the resistances and therefore the efficiency obtained in the
simulations is lower than the expected one. In order to obtain the same THD resulted in
the simulations the inductance of the filter impedance should be increased till the same
total reactive impedance is obtained.
The external tank can be simply modelled with a rectangular shape; the chosen
height is h = 1762 [mm], keeping the transformer 30 [cm] above the bottom of the
tank (for sedimentation deposit) and 300 [mm] below the top of the tank. The width is
w = 1685 [mm] and the depth is d = 685 [mm]. The material used for the oil tank is
mild steel non laminated with a thickness of 6 [mm]. The tank is depicted in appendix
B.4.
9.1.2 Additional losses
The design of the transformer in the previous chapter is simple and only considers the
case of sinusoidal quantities. The voltage harmonics according to [40] affect the no load
power losses and the no load current waveform (which is distorted already distorted
because of the magnetic core saturation). The additional losses introduced are normally
neglected when the voltage THD is below 5%. In the studied case the filter is placed
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after the transformer and therefore the THD seen by the transformer is only limited
by the ZSBTs. As shown in figures 9.2 and 9.3 the THD of the voltage applied to
the primary phase transformer is grater than 5% and is variable during the simulation
because the interleaving is more effective when the optimal power condition is reached.
The power losses without load may be expressed with Steinmez’s relation:
P = khysteresis ·
(
f
60
)(
B
Bref
)2
+ keddy ·
(
f
60
)2(
B
Bref
)2
(9.36)
where the coefficients are normally:{
khysteresis = 70% · Pspecific = 0.7 · 1.45 = 1.015 [Wkg ]
keddy = 30% · Pspecific = 0.3 · 1.45 = 0.435 [Wkg ].
(9.37)
Writing the inductor equation the link between the voltage and the flux is known:
v =
dΦT
dt
=
N · dΦ
dt
= N · ω · Φ → Φ = v
N · ω (9.38)
assuming that the effects overlapping principle may be applied. The additional power
losses due to the voltage harmonics may be estimated approximatively as:
P =
n=∞∑
n=2
khysteresis ·
(
1
60
)(
vn
N · 2 · pi · n · f · S · 1.8
)2
+
+ keddy ·
(
1
60
)2(
vn
N · 2 · pi · S · 1.8
)2 (9.39)
where S is the iron core surface offered for the flux. It must be considered that increasing
the frequency this section decreases because the penetration depth becomes lower. The
penetration depth at a certain frequency is:
δ =
√
2
µ · µ0 · ω · σ (9.40)
and therefore if the flux is considered to flow only in one penetration depth, the available
surface S is:
S =
{
S if d > δ
S · δd if d < δ
. (9.41)
Applying equation 9.39 limiting the summation to the first harmonic family (see figure
9.2) the results in table 9.3 are obtained.
Considering the same core material of the previous chapter, the specific losses given
by the manufacturer were quantified in Pspecific = 1.45 [Wkg ]. The percentage increment
of the losses due to the voltage harmonics is:
Padd% =
Padd
Pspecific
· 100 = +22.76% (9.42)
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Figure 9.2: FFT analisys of primary winding voltage at t = 0.15 [s].
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Figure 9.3: FFT analisys of primary winding voltage at t = 1 [s].
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Parameter V alue Unit
Physteresis 5, 69 · 10−6 [Wkg ]
Peddy 0.33 [
W
kg ]
Table 9.3: Transformer parameters.
The iron power losses, R0 and the efficiency of the transformer are therefore:
Pfe = k · (1.45 + 0.33) ·Gfe = 1.78 · 1.2 · 3890 = 8310 [W ] (9.43)
R0′p.u. =
V 2
Pfe · Zb =
20002
8310 · 0.5714 = 842[p.u.] (9.44)
η′ =
7000
7000 + 8.31 + 3 · (9.806 + 6.417 = 0.99 (9.45)
The resistance is still higher than the one used in the simulations; this means an higher
efficiency with respect to the simulation.
9.1.3 Zero sequence impedance
Since the transformer used in the simulations has the wye-wye configuration the zero
sequence current sees the impedance due to the external tank because all the flux lines
are closed outside the magnetic core. An estimation of the zero sequence impedance has
been done in order to model this transformer (and to run the simulations) and it would
be interesting to verify if the value assumed is feasible. A temperature distribution evalu-
ation inside the tank would also be interesting because the zero sequence current cause an
increasing of the shell temperature that might be intolerable. If the temperature reached
is too high it is necessary to modify the cooling system or to use a tertiary winding
delta connected; it is worth to be discussed that the ZSBTs are useful to reduce the zero
sequence current on the converter side but if a single-phase fault occurs on the grid side
the zero sequence current is free to circulate into the transformer. Therefore an evalu-
ation of the fault conditions is also necessary to choose if the tertiary winding is required.
9.2 ZSBTs
9.2.1 Introduction
As with the power transformer, in the simulations the parameters of the ZSBTs have
been hypothesized and in this chapter these magnetic components will be designed in
order to understand if the size and the weight obtained are excessive or acceptable.
In Simulink R© the zero sequence coupled inductor module has been used; the positive
sequence and zero sequence values have been defined according to table 9.4. The zero
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Parameter V alue Unit
R0 1.4 [mΩ]
L0 2.5 [mH]
R+,− 1.4 [mΩ]
L+,− 5 · 10−7 [H]
Table 9.4: ZSBTs parameters.
sequence impedance is seen when a set of three zero sequence voltage sources is connected
to the transformers; as explained in chapter 2.1.4 this impedance is related to the mutual
coupling between the windings while the leakage inductance is related to the positive and
negative sequence impedances. If ideally the coupling coefficient was k = 1, the positive
and negative sequence inductance would be zero and the zero sequence inductance would
be equal to the auto-inductance of one winding.
Theoretically it is enough to provide mutual coupling between the windings to obtain
a ZSBT; practically the role of leakage inductances and the saturation of the magnetic
circuits must be considered and the design problem becomes more complex.
An important consideration is worth to be reported: in the simulations that have been
run all the parameters regarding the zero sequence impedance have been hypothesized
and they are considered to be constant. In particular the saturation behaviour could be
modelled through look-up tables and expressing the mathematical model of the inductor,
but the frequency dependence cannot be included. Since all the magnetic elements like
the transformer and the ZSBTs have a magnetic core with a certain thickness the model
with constant parameters is no longer valid when the frequency becomes high and the
penetration depth decreases below the sheets thickness. In order to obtain a reliable
model of the entire system (positive,negative and zero sequences) it would be necessary
to couple Simulink R© with finite element method (FEM) programs where the magnetic
components are designed. At each time step the main circuit should be solved computing
the resistances and inductances of the ZSBTs through the FEM software starting from
the previous result with an iterative process. The computational cost would be therefore
really high. The ZSBTs have the role to reduce the zero sequence currents and these
currents will be low in comparison with the positive sequence currents and even if the
parameters of the ZSBTs are considered to be constant the error committed will be
negligible again in comparison with the positive sequence. When the ZSBTs must be
designed a different way to proceed should be used because the positive and negative
sequence are ideally exactly deleted, while the zero sequence current produces the flux.
In the simulation with constant parameters the information that may be extract is the
zero sequence voltage applied to the series ZSBT-transformer-ZSBT, depicted in figures
9.4a and 9.4b. Another circuit separated from the main circuit can be built and the
voltage extracted from the main simulation can be implemented in order to study the
zero sequence current with a smaller approximation considering that the inductances
and resistances are frequency dependent. To obtain a light simulation the fast Fourier
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(b) Zoom of the initial zero sequence voltage
waveform.
Figure 9.4: Zero sequence voltage waveform
transform (FFT) may be applied to the zero sequence voltage, as shown in figure 9.5; the
highest contributes will then be applied to the FEM model finding the current at each
frequency. Finally all the current phasors obtained will be reported in time domain and
added up, giving the total zero sequence current. This process is valid if the saturation
of the ZSBT is not reached.
This is an approximated approach since the problem to be solved is complex (electric
parameters are frequency and current dependent).
9.2.2 Design
The first interesting step is to understand the effects due to the positive current on
the ZSBT and to validate the positive sequence impedances used for these components.
For this purpose a general design methodology will be followed while a multi-objective
optimization should be run to find the best geometry.
A low number of turns N = 12 is considered for each winding and the target inductance
is L0 = 3 [mΩ]; according to chapter 2.1.4 the auto-inductance L should be L = 1 [mH].
The magnetic core is chosen to have a C + I shape to simplify the problem and it is
built with silicon steel M − 45 with a relative permeability µ = 4700. The air gap is
necessary to built the windings: with the CI magnetic core two air gaps are realized with
tair = 0.04 [mm] in order to obtain a high inductance. The parameters that still have
to be fixed are the iron section Sfe and the length of the magnetic core lcore. An initial
zero sequence current must be chosen for the circuit design and then the design follows
an iterative process: this parameters is fixed to I0d = 14 [A peak]. The magnetic circuit
expression can be written:
3 ·N · I0d = < · Φ =
(
lcore + µ · tair
µ0 · µ · Sfe
)
= B ·
(
lcore + µ · tair
µ · µ0
)
(9.46)
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Figure 9.5: FFT analysis of the zero sequence voltage: the triplen harmonics are visible in
the spectrum, even if the predominant components are centred at 2·switchingfrequency.
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where B is the magnetic flux density and it can be fixed equal to B = 1.2 [T ]. The length
of the circuit becomes:
lcore =
3N · I0d · µ · µ0
B
− µ · tair = 2.17 [m]. (9.47)
The iron section required to obtain the target self-inductance can be calculated from the
inductance expression:
L =
N2
< =
N2 · µ0 · µ · Sfe
lcore + t · µ (9.48)
Sfe =
L · (lcore + t · µ)
N2 · µ0 · µ =
1 · 10−3 · (2.17 + 0.08 · 10−3 · 4689
122 · µ0 · 4689 = 3000 [mm
2] (9.49)
The core weight would be approximatively:
Wfe = γ · Sfe · lgap = 7700 · 3000 · 10−6 · 2.17 = 50 [kg] (9.50)
where γ is the magnetic iron specific weight. This solution is feasible because the iron
weight is low referred to the transformer; to find the core dimensions the windings must be
designed. In order to keep the resistance low as in the transformer, the conductors should
be divided in smaller copper strips. The chosen format is the same used in the power
transformer and therefore the single conductor size is 10×4 [mm2], with a copper section
Ssingle = 39.14 [mm
2]. The insulation used is nomex with thickness ti = 0.125 [mm].
One wire turn is composed by an array of 10 × 3 conductors and the global dimensions
are: 102.5× 12.75 [mm2]. To obtain N = 12 turns an array with dimensions 2× 6 might
be used and the result is shown in figure 9.6. The medium turn length is:
lm = 2 · (136.5 + 50 + 136.5 + 60) · 1.3 · 10−3 = 1 [m] (9.51)
with a safety coefficient k = 1.3 and therefore the winding resistance is:
R = kcorr · ρ · N · lm
Scu
= 1.2 · 0.018 · 12 · 1
1174.2
= 0.221 [mΩ]. (9.52)
where kcorr = 1.2 is the same used with the power transformer and considers the uneven
current distribution in the wire section. The value used in the simulation for the positive
sequence resistance was R = 1.4 [mΩ], therefore there is still a margin to increase the
number of turns eventually.
All the parameters are reported in table 9.5.
The geometry has been defined; to study the inductances and the effect of the positive
sequence currents a 2-D FEM software has been used.
Since the nominal current in the primary winding of the transformer was I1 = 2090 [A],
this current has been used also in these simulations (and the current density will be
higher).
In figure 9.7a the set of current applied is:
Ia =
√
2 · I · sin(ωt+ φ) = √2 · 2090 · sin(0) == 2955.7 [A]
Ib =
√
2 · I · sin(ωt+ φ) = √2 · 2090 · sin(−120) = −1477.8 [A]
Ic =
√
2 · I · sin(ωt+ φ) = √2 · 2090 · sin(−240) = −1477.8 [A].
(9.53)
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Figure 9.6: ZSBT dimensions.
Parameter Symbol V alue Unit
Number of turns N 12 [turns]
Target inductance L0 3 [mH]
Magnetic sheets thickness ts 0.5 [mm]
Magnetic core premeability µ 4689 [/]
Design current I 2 [kA]
Design zero seq. current I0d 14 [A peak]
Current density J 1.8 [A/mm2]
Copper section Scu 1161.1 [mm
2]
Copper real section Sfe−r 1174.2 [mm2]
Air gap tair 0.4 [mm]
Core length lcore 2.17 [m]
Iron coresection Sfe 3000 [mm
2]
Iron coresize lxd 50× 60 [mm2]
Core weight Wfe 50 [kg]
Windingresistnce R 0.22 [mΩ]
Table 9.5: ZSBTs parameters.
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(a) Positive sequence simulation.
(b) Zero sequence simulation.
(c) Positive+zero sequence simulation.
Figure 9.7: FEM simulations with concentrated windings.
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Figure 9.8: ZSBT dimensions.
With this set of currents the magnetic flux density should be theoretically zero inside
the magnetic core. The flux lines have a path in either air and iron while there are no
flux lines entirely closed in the iron core. Because of these flux lines closed in air asso-
ciated to flux leakage, the magnetic flux density inside the core reaches a value similar
to the one used in the component design where the current is maximum. The coupling
coefficient is expected to be low and different in each winding since different saturation
conditions have been reached in the points of the magnetic core and the flux lines are con-
centrated around the central winding. The leakage inductances result: L0a = 8.96 [µH];
L0b = 4.72 [µH]; L0c = 16.1 [µH], where the inductance of the central winding is one
forth of the inductance of phase A. This ratio should be kept near to 1 in order to avoid
impedances asymmetries.
In figure 9.7b only a zero sequence current I0 = 14 [A] is applied to the windings;
naturally all the flux lines are closed into the magnetic core, the inductances result
La = 3.118 [mH],Lb = 3.121 [mH], La = 3.118 [mH]. These parameters represent the
zero sequence inductance according to the observations in chapter 2.1.4.
In figure 9.7c the currents applied on the previous two cases are added; the leakage in-
ductance heavily affects the fluxes distribution. The magnetic flux density is uneven
distributed and this cause also a zero sequence impedance unbalance.
In order to obtain a more efficient design, the windings may be distributed as shown
in figure 9.8. In this way a better coupling between the windings is achieved and the
leakage inductance will be reduced. In figure 9.9a the same currents shown in equation
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9.53 are applied to the new winding configuration. As it can be noticed, the max-
imum magnetic flux density reached is here B = 0.12 [T ], while in the previous case
it was B = 0.92 [T ]. This implies a better symmetry in the positive sequence imped-
ance and a reduced impact of the leakage inductances, that in this simulation result:
L0a = 0.559 [µH]; L0b = 0.53 [µH]; L0c = 0.521 [µH].
In figure 9.9b the simulation is practically equal to the previous in figure 9.7b. The zero
sequence impedances result: La = 3.16 [mH],Lb = 3.16 [mH], Lc = 3.16 [mH].
In figure 9.9c the sum of positive and zero sequence is reported: the positive sequence
slightly affects the ZSBT behaviour in comparison with the pure zero sequence case. The
coupling coefficient will be therefore higher than the previous case and the blocking effect
will be better according to chapter 2.1.4 without any design modification.
Using the distributed model of the ZSBT with the hypothesis of circuit linearity
(therefore neglecting the saturation),the FEM simulations can be run at the most relev-
ant frequencies that appear in the zero sequence voltage spectrum, obtaining informations
on the impedance function of the frequency z = f(frequency). Supposing that the ZS-
BTs zero sequence impedance is much bigger than the power transformer zero sequence
impedance (true especially if a tertiary winding delta connected is used), the power trans-
former effect can be neglected and therefore the zero sequence voltage may be applied
directly to the series of two ZSBTs. All the current phasors must then be reported to
the time domain and summed, giving the overall periodic zero sequence current.
From figure 9.5 the highest voltage frequencies are extracted and reported in table 9.6.
The penetration depth δ relatively to each frequency is also reported in order to make a
comparison with the iron sheet thickness. δ is calculated as:
δ =
√
2
µr · µ0 · ω · σ (9.54)
where µr and σ are the relative permeability and the conductivity of the iron used for
the magnetic core. If M − 45steel is used (non laminated steel for rotating machines),
µr = 4700 and σ = 2.9 [MSm ].
Before starting with the simulations some consideration are worth to be made about
the influence of the ratio between iron sheet thickness and penetration depth on the
zero sequence impedance. If the ZSBTs cores were not laminated the penetration depth
calculated at the fundamental frequency would be smaller than the core thickness causing
the flux lines to be external to the magnetic core and the leakage inductance would be
increased. A solution would be to keep the penetration depth high or to use thin iron
sheets. Since δ =∝ 1√µ·σ the product σ · µ should be kept low. Again µ is also related
to the quantity of flux lines closed outside the magnetic core and therefore it should
be chosen high to keep the good coupling between the windings. If the zero sequence
impedance was not enough, the solution would be to increase the core resistivity or to
reduce the sheets thickness.
Through FEM simulations the impedance presented by the inductor has been calculated
considering the skin concentration of the currents in the iron core but neglecting the
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(a) Positive sequence simulation.
(b) Zero sequence simulation.
(c) Positive+zero sequence simulation.
Figure 9.9: FEM simulations with distributed windings.
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Frequency [Hz] Harmonic order V alue [V peak] P. depth [mm]
180 3 3.5 0.32
360 6 2.29 0.227
540 9 3.09 0.186
720 12 1.41 0.186
900 15 1.1 0.144
2460 41 4.79 86.9
2820 47 241.7 81.2
3180 53 241.2 76.5
3540 59 4.14 72.5
Table 9.6: Voltage zero sequence analysis.
Frequency [Hz] Inductance [mH] Resistance [Ω] Impedance [Ω] Current [A]
180 3.27 1.57 4.012 0.436
360 2.27 3.62 6.28 0.182
540 1.74 4.85 7.64 0.202
720 1.45 5.75 8.72 0.081
900 1.28 6.36 9.64 0.057
2460 0.767 10.5 15.85 0.151
2820 0.719 11.3 17.03 7.096
3180 0.678 12.1 18.13 6.652
3540 0.645 12.74 19.19 0.108
Table 9.7: Single ZSBTs simulation result.
uneven current distribution in the windings section. The results are reported in table
9.7. The inductance becomes lower increasing the frequency because the equivalent
section for the magnetic flux density is decreased. The resistance becomes higher for the
same reason and the total impedance grows with the frequency. The current is therefore
calculated considering the impedance of two ZSBT .
In figure 9.10 the total current is depicted considering the worst hypothesis of sig-
nals in phase between each other. The maximum current reached is approximatively
Imax = 15 [A] therefore the design limit used I0d = 14 [A] is respected.
Decreasing the sheet thickness the impedance will become higher and the zero sequence
current will decrease. With these considerations the length of the magnetic core might be
reduced according to equation 9.47 and in order to keep the same zero sequence imped-
ance also the iron section Sfe should be decreased. This leads to weight reduction even
if the thermal problem has also to be considered. A good design solution would be found
with an optimization, that can be part of the future work. Many variables are involved,
some of these variables are integers and the optimization is multi-objective (weight and
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Figure 9.10: Zero sequence current in the worst condition.
Parameter V alue Unit
Rf 1.4 [mΩ]
Lf 60 [µH]
Table 9.8: Filter impedance parameters.
inductance have to be optimized); the optimization should be studied carefully starting
from the choice of the algorithm.
9.3 Filtering impedance
The last element that should be designed is the filtering inductance. In the simulations
the parameters shown in table 9.8 have been used. This parameters have been estimated,
especially the resistance has been chosen with a safety factor. In order to compute the
real efficiency and to find the size of the inductors in this chapter the filtering components
will be designed. The nominal current in the grid side is In = 4040 [A] and therefore
the inductor should be designed for this value. Depending on the construction of the
inductors, the weight and size obtained are different. In this work a three-phase inductor
water cooled will be designed, in order to reduce the component size. In the hypothesis
of forced water circulation, a convective coefficient α = 100 [ W
m2·K ] could be considered.
The current can be considered to be divided in k = 4 parallel paths and therefore in each
turn the current is approximatively Ip = 1.01 [kA]. The current density can be kept high
since the number of turns will be limited and the water cooling system is used. Using
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j = 4 A
mm2
, the wire section becomes:
Scu =
I
j
=
1010
4
= 250 mm2. (9.55)
The section is big and in order to reduce the skin effect losses many conductors in each
turn have to be used. With a fill factor equal to kfill = 0.75 that considers the insulation
between the conductors, the effective section becomes:
S =
Scu
kfill
=
250
0.75
= 330 mm2. (9.56)
The diameter associated to the wire section S is:
dc =
√
4 · S
pi
=
4 · 330
pi
= 20 [mm]. (9.57)
The distance between each turn is fixed to d = 5 [mm] and the inductor medium diameter
is fixed to Dm = 0.5 [m] (Dm > 15 · dc). Considering the thermal equation:
Ploss = α · ξ · pi ·Dm ·N · θ (9.58)
where α is the water convective coefficient, ξ = 0.7 is a coefficient that keep into account
the surface reduction due to the insulating supports between each turn and θ indicates
the winding over-temperature referring to the water temperature. The power loss can be
calculated as:
Ploss = ρ · pi ·Dm · I
2
pi · dc24
(9.59)
where rho is the copper resistivity calculated at the working temperature. Assuming an
over-temperature of 10 [◦K], considering the coefficient αc = 4 ·10−3 and considering the
water temperature equal to Tw = 30 [◦C], the resistivity becomes:
ρ40 = ρ20 · (1 + αc∆T ) = 0.0178 · (1 + 4 · 10−3 · 20) = 0.0192 [Ωmm
2
m
] (9.60)
Substituting equation 9.59 into equation 9.58 the over-temperature results:
θ =
4 · ρ · I2
pi2 · α · ξ · kfill · dc3 =
0.02 · 4 · 10102
pi2 · 200 · 0.7 · 0.75 · 0.023 = 9.85 [
◦K] (9.61)
in accordance with the resistivity used. The inductor is considered to be built with k = 4
parallel circuits disposed along the inductor axis. The axial length of the entire circuit
inductor h depends on the number of axial turns Na:
h = Na · dc+ (Na− 1) · d ' Na · (dc+ d) (9.62)
Considering to use a number of radial turns Nr = 2, the total number of turns of one
circuit N = Na·Nr. The global inductance will be the parallel of k circuits and therefore
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each circuit should have an inductance equal to L = k ·Ltarget = 4 · 60 = 240 [µH]. The
global inductor may be designed as an inductor with fictitious inductance:
LTOT =
Φc
I
=
k2 ·N2 · I · µ0 · piDm2
4 · h = k · Ltarget = 4 · 240 = 960 [µH]. (9.63)
The inductance expressed using equation 9.62 becomes:
LTOT = µ0
pi
4
·N2 · Dm
2
Na · (dc+ d) (9.64)
and therefore the total number of turns N is:
N =
4
pi
· LTOT
µ0
· dc+ d
Nr ·Dm2 =
4
pi
· 960 · 10
−6
µ0
· 0.02 + 0.005
2 · 0.52 = 48. (9.65)
The number of axial turns Na = NNr = 24 is multiple of the number of circuits k. The
inductor height h is:
h = Na · dc+ (Na− 1) · d = 24 · 0.02 + 23 · 0.005 = 0.595 [m] (9.66)
while the winding radial length r is:
r = Nr · dc+ (Nr − 1) · d = 2 · 0.02 + 0.005 = 0.045 [m]. (9.67)
Considering that the inductor is short, the inductance may be approximated with this
empirical formula that avoid the use of Nagaoka’s coefficients:
LTOT = 1.044 · pi
4
· µ0 ·N2 ·Dm ·
(
Dm
h+ r
)0.5
= 1.044 · pi
4
· µ0 · 482 · 0.5 ·
(
0.5
0.595 + 0.045
)0.5
= 1.049 [mH]
(9.68)
and therefore the parallel inductance will be:
L =
LTOT
k2
=
LTOT
16
= 65.57 [µH] (9.69)
The medium length of one inductor circuit is:
lm =
N
4
· pi ·Dm = 12 · pi · 0.5 = 18.85 [m] (9.70)
and the resistance considering the resistivity calculated in 9.60 becomes:
R = ρ
lm
k · Scu = 0.0192 ·
18.85
4 · 250 = 0.362 [mΩ] (9.71)
This resistance value is 4 times smaller than the one chosen in the simulations. The
efficiency therefore will be higher. The simplified inductor section is depicted in figure
9.11. The real inductor should reserve some space for the winding connections and the
external water container should be designed considering the the thermal analysis and the
power that should be extracted.
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Figure 9.11: Filter inductor design.
Chapter 10
Efficiency and thermal
considerations
10.1 Efficiency and harmonics standards
In this chapter the real efficiency substituting the components designed in chapter 9 will
be simulated. The new set of used parameters is reported in table 10.1 and the switching
frequency used is fswitching = 1.5 [kHz]. The expected efficiency should be higher than
the one found in the previous chapters since the resistance was over-estimated in order
to keep a certain safety margin.
The same simulation reported in chapter 8.3 with the new set of parameters is represen-
ted in figure 10.1. In figure 10.2 the same p.u. parameters are used but the base power
has been increased to Pb = 12 [MW ], while in figure 10.3 the transformer ratio has
been changed: in this way the power deliverable Pb = 16 [MW ] is higher while the
fault-through operational capability is reduced. As shown in the efficiency plots the high
number of devices limits the electronic efficiency giving an overall efficiency in the full
load condition near to η = 0.953%. As shown in figure 10.3 an higher value is obviously
obtained changing the transformer ratio but in this way the converter is less reliable
considering the faults probability. During the normal operation the voltage applied on
each switch is far from the voltage limit and this leads to a lower electronic utilization
factor.
In figure 10.4 the THD waveforms are depicted for the simulations with base power
Pb = 10 [MW ] and Pb = 16 [MW ].
In order to increase the total efficiency the switching frequency must be reduced obtain-
ing a proportional reduction of the switching losses, while the THD and the harmonics
injected into the grid will have an higher impact on the power quality. The harmonics
level is also related to the filtering inductance and therefore the optimal switching fre-
quency must be found satisfying the power quality requirements and fixing a limit for
the inductor size and weight.
The problem of the optimal switching frequency choice has been discussed in [41],
where high voltage IGBTs has been replaced with the series of lower voltages compon-
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Figure 10.1: Efficiency with: ktransformer = 0.5, Pbase = 7 [MW ], fsw = 1.5 [kHz].
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Figure 10.2: Efficiency with: ktransformer = 0.5, Pbase = 12 [MW ], fsw = 1.5 [kHz].
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Figure 10.3: Efficiency with: ktransformer = 0.3, Pbase = 16 [MW ], fsw = 1.5 [kHz]
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Component Parameter Value
Grid Rpu 0.0144 pu
Lpu 0.0479 pu
Transformer Rpu 0.00695 pu
Lpu 0.06 pu
2 ZSBT Rpu 4.42 · 10
−4 pu
Lpu 6.6 · 10−4 pu
Filter impedance Rpu 0.0025 pu
Lpu 0.157 pu
Total Rpu 0.0243 pu
Lpu 0.2656 pu
Table 10.1: Simulation parameters based on chapter 9.
2 4 6 8 10 12
0.02
0.025
0.03
0.035
0.04
Time [s]
Vo
lta
ge
 T
HD
Voltage total harmonic distorction
2 4 6 8 10 12
0
0.05
0.1
0.15
0.2
Time [s]
Cu
rre
nt
 T
HD
Current total harmonic distorction
(a) THD of the simulation in figure 10.2.
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(b) THD of the simulation in figure 10.3.
Figure 10.4: Voltage and current global THD of the simulations of figures 10.2, 10.3.
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Figure 10.5: IEEE 1547 current harmonics requirements [44].
ents allowing a power loss reduction and a switching frequency increasing. The same
optimization considering the switches data-sheets should be considered in this topology
finding the best compromise in terms of reliability and efficiency.
The most common standards for the converter-grid connection are the IEEE 1547 [42]
and the BDEW[43]; these standards have an important role to evaluate the converter
performances: if the harmonics and THD requirements are satisfied by the inverter, the
switching frequency or the filtering inductor may be decreased. In this work the IEEE
standard will be considered; the standards use different definitions and a comparative
analysis has been studied in [44].
In figure 10.5 the maximum harmonic current distortion limit is reported according to
[42]. The current ISC reported is the short circuit current at the grid common coupling
point an it is calculated as:
Isc =
U√
3 · 2pi · f · Lgrid
=
1000√
3 · 2pi · 60 · 1.27 · 10−5 = 120.6 [kA] (10.1)
where U is the concatenated grid voltage. According to [42] and [44], when a power
generation equipment is considered the limits to consider are the ones with SCR < 20
and independent from the short circuit current.
The standard [45] also introduces limits on the voltage harmonics as reported in figure
10.6 and for the voltage sub-harmonics with systems with a voltage lower than V = 1 [kV ]
to limit the flicker effect as shown in figures 10.7 and 10.8. The voltage is exactly
V = 1 [kV [ and therefore only the lowest limits should be applied; to consider a certain
safety margin the limits for 1 [kV ] < V ≤ 69 [kV ] will be considered.
Taking as example the simulation with Pb = 12 [MW ], the FFT analysis of the
current waveform is reported in figure 10.9 where a medium power level value is taken as
a reference. The FFT analysis of the sub-harmonic voltage is reported in figure 10.10.
Concerning the current analysis, the harmonic levels are far below the limits proposed
by the standard considering the harmonics with order 3< 35, while around the switch-
ing frequency the levels are slightly above the limit. Since the harmonics to be reduced
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Figure 10.6: Voltage limits according to [45].
Figure 10.7: Sub-harmonics voltage limits based on flicker for f = 60 [Hz] systems [45].
Figure 10.8: Sub-harmonics voltage limits based on flicker for f = 60 [Hz] systems [45].
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Figure 10.9: Current FFT with: ktransformer = 0.5, Pbase = 12 [MW ], fsw = 1.5 [kHz].
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Figure 10.11: Converter simulation with the stochastic power depicted in figure 10.2,
fsw = 780 [Hz] and L = 120 µH.
have high frequency, a slight increasing in the filtering inductance value will allows the
converter to operate according to the specified standards. The reduced low harmonic
amplitude is a characteristic of the multilevel converters and therefore the filter imped-
ance must be designed in order to satisfy the high frequency limits. The structure of the
filter may also be changed to an L-C or L-C-L topology depending on the requirements
on space and weight.
Regarding the sub-harmonics voltage FFT analysis, the values obtained are again far
below the limits reported in figure 10.7 and 10.8.
With an increased filtering inductance the switching frequency of the converter may
be reduced with a proportional reduction of the switching losses. For example using
again ktransformer = 0.5 Pbase = 12 [MW ], the switching frequency is changed to
fsw = 780 [Hz] and the filtering inductance is doubled obtaining L = 120 [µH]. The
switching losses from equation 8.46 become:
P = f · Eon+off · 4 = 780
1500
· 9 · 12 = 56.16 [kW ] (10.2)
The simulation results in these conditions have been represented in figure 10.11: the
global efficiency is higher, reaching η = 96% and the current and voltage THD remain
low.
10.2 Thermal considerations
In all the high-power applications a special issue is the temperature control in each com-
ponent of the converter. The electronic switches must work with a junction temperature
normally lower than Tj = 150 [◦C], the refrigerant oil used for the power transformer
cooling has a limited working temperature and also the filtering inductor require an ap-
propriate cooling system. Taking as a reference the power value P = 10 [MW ] and
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considering the converter efficiency to be η = 0.96%, the total thermal power that must
be extract is Pth = 10 · (1 − 0.96) ' 400 [kW ]. Since the high power switches are
normally liquid-cooled and also the filtering inductors have been designed to be water-
cooled, depending on the converter application a possibility could be to recover this low
temperature heat. If the converter is installed on-shore a solution could be to use the
heat in industrial processes or in buildings heating applications. If the converter is in-
stalled off-shore one possibility could be to use an organic Rankine cycle (ORC) that
is able to extract power even with ultra-low thermal sources. The fluid of the cycle is
chosen with an optimization algorithm considering that many factors such as the boiling
point depend on the specific application; more constraints would be added to the general
problem since the fluid must also suitable for the electronic cooling application. Since
the power in this cycle is produced by a turbine with variable rotating speed, normally
a rectifier-inverter stadium is required. The inverter stadium can be avoided and the
produced DC power could directly assist the optimal DC bus in order to maximize the
power delivered to the grid. For example this power could assist the single-phase con-
verter with the instantaneous smallest power produced or the three-phase converters if
in this case the power ratio between single and three-phase converters is nearer to the
optimal one.
10.3 DC power redistribution
As already discussed in chapter 6, when the available power in the DC sides of the
single-phase converters is different, the power converted must be fixed to the lowest
one. This can be economically acceptable if the power miss-match occurs only for a
limited transient. If this condition persists for a long time term or in the worst case
if one single-phase converter fails, the potential available power cannot be exploited.
One solution could be to use additional switches that will redistribute the DC power on
the operative converters; these switches would not normally operate and therefore they
would not contribute to the power losses. With a smart design of the DC power plants
the converter may also operate near to the optimal power condition: using for example
many paralleled strings in the solar case, the power may be distributed between the
single-phase and three-phase DC buses. To allow this operation another optimization
algorithm to control the additional switches may be used and the general connection
scheme has to be designed (using DC-DC choppers if the sources voltage is different).
Conclusions
In this thesis the converter topology based on three single-phase units and two three-
phase units proposed in [14] has been studied considering different power sources that
can deliver different amount of power. The grid voltage has been fixed to 1 [kV ] in order
to use low voltage insulation components on the grid side.
The converter is designed in order to guarantee the good operational behaviour even when
only one converter is working. A control strategy has been developed and a solution for
the issues of initial current overshoot, dynamic current limiting and capacitors voltage
balancing has been proposed. The simulations prove the converter stable operation, the
benefits given by the balancing circuits and the interleaving effect on the current and
voltage THD that remain low with low filtering requirements.
The magnetic elements have been designed in order to obtain simulations results based
on real parameters and also to understand the effect of non-conventional components as
the ZSBTs.
In a further study the possibility of energy recovery may be explored depending on the
converter application, adopting for example a power redistribution scheme or designing
an ORC cycle for low temperature heat recovery. Another aspect that is worth to be
studied is the filtering inductance scheme that can adopt the L−C or L−C−L solution
instead of the simple series inductance.
In questa tesi la topologia di convertitore composta da tre unità monofase e due unità
trifase presentata in [14] è stata studiata considerando sorgenti diversificate che possono
erogare potenze variabili. La tensione di rete è stata fissata ad 1 [kV ] in modo da utiliz-
zare componenti a bassa tensione di isolamento.
Il convertitorè è progettato in modo da garantire l’operazione anche se un solo conver-
titore è in funzione. La stategia di controllo è stata sviluppata e una soluzione per i
problemi di overshoot iniziale di corrente, limitazione dinamica delle correnti e bilan-
ciamento delle tensioni dei condensatori è stata proposta. Le simulazioni provano la
stabilità operazionale del convertitore, il funzionamento dei circuiti di bilanciamento e
l’effetto dell’ interleaving sul THD di correnti e tensioni che rimane limitato con contenuti
requisiti per le induttanze di filtro.
Gli elementi magnetici sono stati progettati per ottenere simulazioni basate su parametri
reali e per capire gli effetti di componenti non-convenzionali come gli ZSBTs.
In uno studio futuro la possibilità del recupero di energia può essere esplorata in dipen-
197
198 CHAPTER 10. EFFICIENCY AND THERMAL CONSIDERATIONS
denza dall’applicazione del convertitore, utilizzando ad esempio uno schema di redistri-
buzione della potenza oppure progettando un ciclo ORC per recupero di calore a bassa
temperatura. Un ulteriore aspetto che vale la pena di essere studiato è lo schema del-
l’induttanza di filtro che può utilizzare una soluzione di tipo L−C o L−C −L rispetto
alla singola induttanza serie.
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Appendix A
Simulink model
A.1 Id Iq current loops
Figure A.1: Id and Iq current loops
205
206 APPENDIX A. SIMULINK MODEL
A.2 Power loops
Figure A.2: Active and reactive power loops
A.3. ID IQ DYNAMIC LIMIT 207
A.3 Id Iq dynamic limit
Figure A.3: Active and reactive power loops
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A.4 Power splitter and dq to abc conversion
Figure A.4: Active and reactive power loops
A.5. LOOKUP TABLES 209
A.5 Lookup tables
Figure A.5: Active and reactive power loops
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A.6 DC source model
Figure A.6: Active and reactive power loops
A.7. POWER CIRCUIT 211
A.7 Power circuit
Figure A.7: Active and reactive power loops
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A.8 Three-phase balancing circuit
Figure A.8: Active and reactive power loops
A.9. SINGLE-PHASE BALANCING CIRCUIT 213
A.9 single-phase balancing circuit
Figure A.9: Active and reactive power loops
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Power transformer design
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